

# AN14057

## 4:1 switched capacitor charger

Rev. 1.2 — 12 November 2024

Application note

### Document information

Information	Content
Keywords	4:1 switched capacitor charger
Abstract	PCA9485 is a highly-integrated switched-capacitor converter with an embedded OVPFET and dual external FET controls, targeted to provide the quadruple output current for the fast charging applications with a 1-cell battery.



## 1 Introduction

---

Switched-capacitor (SC) direct charging has been recognized as a good replacement for inductor-based charging, because of its higher efficiency and lower heat dissipation. Fast direct chargers have become mandatory in many mobile devices.

PCA9485UK is a highly integrated switched-capacitor charger with an embedded OVPFET and dual external FET controls, targeted to provide the quadruple output current for the fast charging applications with a 1-cell battery. The device works in 4:1 switching operation with a very high efficiency (around 97 %, at  $V_{\text{VOUT}} = 4.5 \text{ V}$ ,  $I_{\text{VOUT}} = 8 \text{ A}$ ), in 1:4, 2:1 and 1:2 switching operation or in 1:1 mode with forward and reverse direction.

As absolute maximum voltage for each VUSB, VWPC, VIN, and VOUT, VUSB/VWPC inputs are designed to support up to 35 V, VIN input supports up to 27 V with the prebias enabled for USB VBUS/wireless receiver output, and VOUT input is designed to support up to 7 V with the prebias enabled for a 1-cell battery application.

The device provides multiple safety schemes such as overcurrent (OC), reverse current (RC), overvoltage (OV), undervoltage (UV), switching pin short, thermal shutdown and others.

PCA9485UK also has a leader-follower function built in that allows two PCA9485s to be used seamlessly in handheld applications.

The device features complete I<sup>2</sup>C interface functionality, with up to 1 MHz speed.

## 2 PCA9485UK charging application

### 2.1 65 W charging application

For 65 W charging, input voltage of 4:1 switched capacitor charger should be 4 times higher than output voltage to achieve the max 13 A output current.

PCA9485UK is placed in parallel with an inductor-based switching charger that is operated when the USB PD controller cannot adjust input voltage and current in a dead battery case such as a fully discharged battery case. In this case, a mobile device's AP or a microcontroller could not start up to control the USB PD.

External FETs between VBUS/WVPC and VIN could be the replacement of OVP IC, depending on the application requirement. Silicon based NMOS or GaN NMOS for single or back-to-back can be selected.

An example of the charging block is shown in [Figure 1](#).




Figure 1. Application block diagram for 65 W charging

### 2.2 Guidance for mode transition from reverse mode (1:4, 1:2, and R1:1 SW mode) to shutdown/standby state

When changing status from reverse mode (1:4, 1:2, and R1:1) to shutdown state by setting SC OPERATION\_MODE\_DISABLE bit as 1'b, PCA9485 requires typical 600 μs to discharge flying cap to VOUT through SW4. During this time period, there is current path seen from VOUT to VIN through body diodes of SW4, SW3, SW2, and SW1 even if switching stops.

If there is a load resistor still connected to VIN during this transition time from reverse to shutdown state, it is recommended to use an external FET and control the external FET turned off before setting SC OPERATION\_MODE\_DISABLE bit as 1'b in order to block reverse current from VOUT to VIN.

### 2.3 Guidance for enabling/disabling SC OPERATION

When enabling/disabling SC OPERATION for 4:1, 2:1, 1:2, and 1:4 SW mode, FSW\_CFG[3:0] setting should be static.

For example, if SC OPERATION for 4:1, 2:1, 1:2 or 1:4 SW mode starts with 1 MHz frequency by setting SC\_CNTL\_0 (Address: 0x22h) as 0x08h (SC\_OPERATION\_MODE\_DISABLE: 0b and FSW\_CFG[3:0]: 1000b), when disabling SC operation for 4:1, 2:1, 1:2 or 1:4 SW mode, SC\_CNTL\_0 (Address: 0x22h) should be set as 0x88h (SC\_OPERATION\_MODE\_DISABLE: 1b and FSW\_CFG[3:0]: 1000b).

Frequency should be kept as an initial value when disabling SC\_OPERATION by setting SC\_OPERATION\_MODE\_DISABLE bit as 1b.

### 3 PCA9485UK reference schematic

#### 3.1 Reference schematic with external FETs controlled by PCA9485UK

The diagram below shows a recommended schematic of top level connection with all necessary peripheral devices for 1-cell battery. PCCA9485UK provides different number of flying capacitor connections at CP1A and CP1B as described in Figure 2. A number of flying capacitors can be adjusted to max output power and device's target efficiency.




Figure 2. Top level schematic

#### 3.2 Input capacitor selection

In switched capacitor converter application, large AC currents flow through the input/output capacitors. A capacitor should be considered to flow the RMS current. Low ESR ceramic capacitors are highly recommended for this application. Large size X7R MLCC capacitors are normally recommended. Capacitance derating needs to be considered at a DC bias voltage.

### 3.3 Flying capacitor selection

Large AC currents flow through the flying capacitors. Low ESR ceramic capacitors are highly recommended for this application. The flying capacitor must be selected to accommodate the maximum load current. Large size X7R MLCC capacitors are normally recommended. Capacitance derating needs to be considered at a DC bias voltage.

### 3.4 Output capacitor selection

A large AC currents flow through the flying capacitors and input/output capacitors. The average output current is given by the formula below.

$$I_{OUT} = 2 \times \text{Frequency} \times C_{FLY} \times \Delta V_{CFLY}$$

The total output voltage ripple is:

$$\frac{I_{OUT}}{2 \times \text{frequency} \times (C_{FLY} + C_{OUT})}$$

A voltage ripple at CVOUT should be determined by system requirement.

## 4 Bill of material (BOM)

[Table 1](#) shows all the components for the device.

**Table 1. Bill of material**

Name	Value	Size (L x W x H mm)	Part Name / Maker	Note
C <sub>VIN</sub>	4.7μF/35V	1.6 x 0.8 x 0.8	CL10A475KL8NRN	
C <sub>VIN_IN</sub>	1nF/35V	0.6 x 0.3 x 0.33	GRM033R71H102KA12	For high frequency filter
C <sub>OV_P_OUT</sub>	10μF/35V	1.6 x 0.8 x 0.8	CL10A106ML8NRN	
C <sub>FLY1</sub>	22μF/25V	2.0 x 1.25 x 1.25 or 1.6 x 0.8 x 0.8	GRM21BR61E226ME44 or GRM188C61E226ME01	Place three or four capacitors.
C <sub>FLY2</sub>	22μF/16V	1.6 x 0.8 x 0.7	CL10A226MO7FZN	Place three capacitors.
C <sub>FLY3</sub>	22μF/10V	1.6 x 0.8 x 0.8	CL10A226MP8NUN	Place three capacitors.
C <sub>BST</sub>	100nF/16V	0.6 x 0.3 x 0.3	GRM033R61C104KE14	Place one capacitor
C <sub>VOUT</sub>	22μF/10V	1.6 x 0.8 x 0.8	CL10A226MP8NUNE	Place two capacitors. C <sub>EFF</sub> =5μF at 4.5V
C <sub>AVDD</sub>	1μF/6.3V	0.6 x 0.3 x 0.3	GRM033D70J105ME01	Place one capacitor. C <sub>EFF</sub> =0.88μF at 1.5V
C <sub>HVDD</sub>	1μF/10V	0.6 x 0.3 x 0.3	GRM155C71A105ME11	Place one capacitor.
R <sub>SENSE</sub>	1mΩ/2mΩ			Place if external current sense is needed for battery current
R <sub>I2C_PULLUP</sub>	2.2kΩ	0.6 x 0.3 x 0.28		Each on SCL and SDA
R <sub>nINT_PULLUP</sub>	220kΩ	0.6 x 0.3 x 0.28		
NTC		0.6 x 0.3 x 0.28		Place it if needed
External N-ch FET		2.1 x 2.1 x 0.344 2.05 x 2.05 x 0.75	GaN FET INN040W048AQ1 CMOS FET NVLJWS6D0N04CL	

## 5 Layout guides

---

### 5.1 PCB layout guidelines

The device has a dual phase converter with nine flying capacitors on each phase. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

1. Utilize 8-layer board for optimal layout, and assign one layer as solid ground plane near the device to minimize high-current path
2. Place flying capacitors as close to the relevant bumps as possible. The trace shall be wide enough to carry the charging and discharging current and to minimize trace resistance which affects efficiency directly.
3. Place output capacitor as close as possible to VOUT bumps. Use as wide as possible on the top layer to VOUT bumps of each phase.
4. Input capacitors as close as possible to VIN and OVP\_OUT. Should be careful to have symmetrical traces from VIN capacitor to VIN bumps of each phase. VOUT\_OUT capacitors should be placed symmetrically as well to avoid unbalanced current distribution on both phases.
5. Decoupling capacitors shall be placed next to the device and make trace connection as short as possible
6. Ensure that there are sufficient thermal vias directly under bumps of the power FETs, power ground, connecting to copper on other layers





Figure 3. Recommended top-layer PCB layout

aaa-052793

## 6 Revision history

Table 2. Revision history

Document ID	Release date	Description
AN14057 v.1.2	12 November 2024	<ul style="list-style-type: none"><li>Added <a href="#">Section 2.3</a></li><li><a href="#">Section 4</a>: Updated <math>C_{FLY1}</math></li></ul>
AN14057 v.1.1	13 May 2024	<ul style="list-style-type: none"><li>Added <a href="#">Section 2.2</a></li></ul>
AN14057 v.1.0	20 September 2023	<ul style="list-style-type: none"><li>Initial version</li></ul>

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

### Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**Tables**

Tab. 1. Bill of material ..... 7      Tab. 2. Revision history ..... 10

**Figures**

Fig. 1. Application block diagram for 65 W charging .....3

Fig. 2. Top level schematic .....5

Fig. 3. Recommended top-layer PCB layout .....9

## Contents

---

<b>1</b>	<b>Introduction</b> .....	<b>2</b>
<b>2</b>	<b>PCA9485UK charging application</b> .....	<b>3</b>
2.1	65 W charging application .....	3
2.2	Guidance for mode transition from reverse mode (1:4, 1:2, and R1:1 SW mode) to shutdown/standby state .....	3
2.3	Guidance for enabling/disabling SC OPERATION .....	4
<b>3</b>	<b>PCA9485UK reference schematic</b> .....	<b>5</b>
3.1	Reference schematic with external FETs controlled by PCA9485UK .....	5
3.2	Input capacitor selection .....	5
3.3	Flying capacitor selection .....	6
3.4	Output capacitor selection .....	6
<b>4</b>	<b>Bill of material (BOM)</b> .....	<b>7</b>
<b>5</b>	<b>Layout guides</b> .....	<b>8</b>
5.1	PCB layout guidelines .....	8
<b>6</b>	<b>Revision history</b> .....	<b>10</b>
	<b>Legal information</b> .....	<b>11</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---