IMX91IEC i.MX 91 Application Processors Data Sheet for Industrial Products Rev. 2 — 12 November 2024 **Preliminary Data Sheet**

- This document provides electrical specifications for i.MX91.
- For functional characteristics and the programming model, see i.MX91 Applications Processor Reference Manual (IMX91RM).
- This datasheet contains information on a preproduction product. Specifications and information herein are subject to change without notice.

1 i.MX 91 introduction

NXP's New Secure, Energy-Efficient i.MX 91 Family Expands Linux® Capabilities for Thousands of Edge Applications.

The i.MX 91 applications processor features an Arm® Cortex®-A55 running at up to 1.4 GHz and support for modern LPDDR4 memory to enable platform longevity and reliability; dual Gigabit Ethernet for gateway or multi-network segment support; dual USB ports; and the essential I/O for products in smart factory, smart home, smart office, medical device, metering, and cost-optimized system-on-module platforms.

The i.MX 91 may be used in applications such as:

- EV Charging
- Matter-enabled IoT Platforms
- Smart Home, Office, and City
- Building Automation and Monitoring
- Industrial Monitoring and HMI
- Portable or small form-factor Medical and Healthcare devices
- Audio and Entertainment IoT

Table 1. Features

Table continues on the next page...

Table 1. Features...continued

1.1 Ordering information

Table 2 provides examples of orderable part numbers covered by this Data Sheet.

Table 2. Ordering information

1. Tj minimum temperature supported at startup and standby tests where Tj = Ta

2. Only support Low Drive mode, up to 800 MHz

[Figure 1](#page-4-0) describes the part number nomenclature so that characteristics of a specific part number can be identified (for example, cores, frequency, temperature grade, fuse options, and silicon revision). The primary characteristic which describes which data sheet applies to a specific part is the temperature grade (junction) field.

- The i.MX 91 Processors for Commercial Products Data Sheet (IMX91CEC) covers parts listed with a "D (Commercial temp)"
- The i.MX 91 Processors for Industrial Products Data Sheet (IMX91IEC) covers parts listed with a "C (Industrial temp)"

Ensure to have the proper data sheet for specific part by verifying the temperature grade (junction) field and matching it to the proper data sheet. If there are any questions, visit the web page nxp.com/IMX or contact an NXP representative for details.

2 System block diagram

Figure 2 shows the functional modules in the i.MX 91 processor system

NOTE

Some modules shown in this block diagram are not offered on all derivatives. This block diagram may also show less modules than available in some derivatives. See [Table 2](#page-3-0) for details.

3 Special signal considerations

Table 3 lists special signal considerations for the i.MX 91 processors. The signal names are listed in alphabetical order.

The package contact assignments can be found in [Package information and contact assignments](#page-69-0). Signal descriptions are provided in the i.MX 91 Reference Manual (IMX91RM).

3.1 Unused input and output guidance

If a function of the i.MX 91 is not used, the I/Os and power rails of that function can be terminated to reduce overall board power. [Table 4](#page-6-0) is recommended connectivities for digital I/Os. [Table 5](#page-6-0) is recommended connectivities for USB.

Table 4. Unused function strapping recommendations

Table 5. USB strapping recommendations

4 Electrical characteristics

This section provides the device and module-level electrical characteristics for the i.MX 91 family of processors.

4.1 Chip-level conditions

This section provides the device-level electrical characteristics for the IC. See Chip-level conditions for a quick reference to the individual tables and sections.

Table 6. i.MX 91 chip-level conditions

Table continues on the next page...

Table 6. i.MX 91 chip-level conditions...continued

4.1.1 Absolute maximum ratings

CAUTION

Stresses beyond those listed in the following table may reduce the operating lifetime or cause immediate permanent damage to the device. The table below does not imply functional operation beyond those indicated in the operating ranges and parameters table.

Table 7. Absolute maximum ratings

1. VDD_ANAx_0P8 refers to VDD_ANA_0P8 on 11 x 11 mm package, whereas VDD_ANA0_0P8 and VDD_ANA1_0P8 on 9 x 9 mm package.

2. VDD_ANAx_1P8 refers to VDD_ANA0_1P8, VDD_ANA1_1P8, and VDD_ANAVDET_1P8.

3. OVDD is the I/O supply voltage.

Table 8. Electrostatic discharge and latch-up ratings

4.1.2 Thermal resistance

4.1.2.1 11 x 11 mm FCBGA package thermal characteristics

Table 9 lists the 11 x 11 mm FCBGA package thermal resistance data.

Table 9. 11 x 11 mm FCBGA thermal resistance data 1

1. Power dissipation: Total power 1.24 W

2. Thermal test board meets JEDEC specification for this package (JESD51-9).

3. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.

4. Junction-to-Case thermal resistance determined using an isothermal cold plate.

4.1.2.2 9 x 9 mm FCBGA package thermal characteristics

Table 10 lists the 9 x 9 mm FCBGA package thermal resistance data.

Table 10. 9 x 9 mm FCBGA thermal resistance data¹

1. Power dissipation: Total power 1.24 W

- 2. Thermal test board meets JEDEC specification for this package (JESD51-9).
- 3. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.
- 4. Junction-to-Case thermal resistance determined using an isothermal cold plate.

4.1.3 Power architecture

The power architecture of i.MX 91 is defined based on the assumption that systems are constructed for the case where the PMIC is used to supply all the power rails to the processor. The SoC may be powered from discrete parts rather than a PMIC, but a discrete-based solution is not necessarily BOM cost-optimized.

NVCC_BBSM_1P8 must be powered first and stay until the last.

The digital logic inside chip will be supplied with VDD_SOC.

The DRAM controller and PHY have multiple external power supplies: VDD_SOC supplies SoC synthesized DRAM controller digital logic, VDD_ANAx_0P8 for PLL and PHY digital logic, VDD_ANAx_1P8 for DRAM PLL and PHY analog circuitry, and VDD2_DDR for 1.1 V DRAM PHY I/O supply.

For all the integrated analog modules, their 1.8 V analog power will be supplied externally through power pads. These supplies are separated with other power pads (NVCC_XXX) on the package to keep them clean. External filters on these supplies may be needed on the board to isolate the analog 1.8 V supplies from the noisy I/O NVCC_XXX supplies.

For the integrated USB PHY, its 3.3 V (where supported), 1.8 V, and their digital power will be supplied externally through power pads. The powers to those PHYs are separated with other power pads on the package to keep them clean. External filters may be needed to isolate the PHY supplies to keep them clean.

For BBSM/RTC, the 1.8 V I/O pre-driver supply and 1.8 V I/O pad supply will also be supplied externally. The BBSM_LP core digital domain logic is supplied by an internal LDO.

[Figure 3](#page-10-0) is the power architecture diagram for the whole chip. Note that it only shows power supplies, and does not show capacitors that may be required for internal LDO regulators.

4.1.4 Operating ranges

Table 11 provides the operating ranges of the i.MX 91 processors. For details on the chip's power structure, see the "Power Management Unit (PMU)" chapter of the i.MX 91 Reference Manual (IMX91RM).

Table 11. Operating ranges

1. Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = $(V_{min} +$ the supply tolerance). This result in an optimized power/speed ratio.

2. Reduced performance parts are only support Low Drive mode, up to 800 MHz.

- 3. VDD_ANAx_0P8 refers to VDD_ANA_0P8 on 11 x 11 mm package, whereas VDD_ANA0_0P8 and VDD_ANA1_0P8 on 9 x 9 mm package.
- 4. VDD_ANAx_1P8 refers to VDD_ANA0_1P8, VDD_ANA1_1P8, and VDD_ANAVDET_1P8.
- 5. Tj minimum temperature supported at startup where Tj = Ta

4.1.5 Maximum frequency of modules

Table 12 provides the maximum frequency of modules in the i.MX 91 of processors.

Table 12. Maximum frequency of modules

Main modules	Frequency (Low Drive mode)	Frequency (Nominal mode)
EdgeLock Secure Encalve	133 MHz	200 MHz
Cortex A55 core	900 MHz ¹	1.4 GHz
DRAM	800 MHz	1.2 GHz

1. Reduced performance parts are only support Low Drive mode, up to 800 MHz.

4.1.6 Clock sources

This section introduces on-chip oscillator and external clcok sources.

4.1.6.1 External clock sources

The i.MX 91 processor is designed to function with quartz crystals to generate the frequencies necessary for operation. 24 MHz for the main clock source and 32.768 kHz for the real time clock. External clock can be injected into RTC_XTALI if the frequency precision and jitter precision are sufficient.

The XTAl input is used to synthesize all of the clocks in the system with the RTC_XTAL input contributing to time keeping and low frequency operations.

Table 13 shows the interface frequency requirements.

Table 13. External input clock frequency

1. External oscillator or a crystal with internal oscillator amplifier.

2. Recommended nominal frequency is 32.768 kHz.

Table 14 shows the external input clock for RTC_XTAL oscillator.

Table 14. RTC_OSC

4.1.6.2 On-chip oscillators

An external 24 MHz crystal is used in conjunction with the integrated amplifier to form a crystal oscillator that is used as the reference clock for all frequency synthesis on the processor.

1. An external 24 MHz crystal is used in conjunction with the integrated amplifier to form a crystal oscillator that is used as the reference clock for all frequency synthesis on the processor.

Table 16 shows 32K oscillator specifications.

Table 16. 32.768 kHZ quartz specifications

1. Actual working drive level is dependent on real design. Please contact crystal vendor for selecting drive level of crystal.

4.1.7 Maximum supply currents

Power consumption is highly dependent on the application. Estimating the maximum supply currents required for power supply design is difficult because the use cases that requires maximum supply current is not a realistic use cases.

To help illustrate the effect of the application on power consumption, data was collected while running commercial standard benchmarks that are designed to be compute and graphic intensive. The results provided are intended to be used as guidelines for power supply design.

Table 17. Maximum supply currents

Table continues on the next page...

Table 17. Maximum supply currents ...continued

Power rail	Max current	Unit
NVCC_ <xxx></xxx>	I_{max} = N x C x V x (0.5 x F)	
	Where: N—Number of IO pins supplied by the power line C-Equivalent external capacitive load V-IO voltage $(0.5 \times F)$ —Data change rate. Up to 0.5 of the clock rate (F) . In this equation, I_{max} is in Amps, C in Farads, V in Volts, and F in Hertz.	
VDD_USB_3P3 (for USB 2.0 PHY)	25.2	mA
VDD_USB_1P8 (for USB 2.0 PHY)	36.2	mA

1. VDD_ANAx_1P8 refers to VDD_ANA0_1P8, VDD_ANA1_1P8, and VDD_ANAVDET_1P8.

2. VDD_ANAx_0P8 refers to VDD_ANA_0P8 on 11 x 11 mm package, whereas VDD_ANA0_0P8 and VDD_ANA1_0P8 on 9 x 9 mm package.

4.2 Power modes

This section introduces the power modes used in the i.MX 91 processors.

4.2.1 Power mode definition

The i.MX 91 supports the following power modes:

- RUN Mode: All external power rails are on, the Cortex-A55 is active and running; other internal modules can be on/off based on application.
- IDLE Mode: This mode is defined as a mode, which the Cortex-A55 can automatically enter when there is no thread running and all high-speed devices are not active. The Cortex-A55 can be put into power gated state, DRAM and the bus clock are reduced. Most of the internal logic is clock gated, but still remains powered. Compared with RUN mode, all the power rails from the power management remains the same and most of the modules still remain in their state, so the interrupt response in this mode is very small.
- SUSPEND Mode: This mode is defined as the most power saving mode where all the clocks are off, all the unnecessary power supplies are off and all power gateable portions of the SoC are power gated. The Cortex-A55 CPU are fully power gated, all internal digital logic and analog circuit that can be powered down will be off, and all PHYs are power gated. DRAM is set at self-refresh/retention mode. VDD_SOC (and related digital supply) voltage is reduced to the "Suspend mode" voltage. The exit time from this mode will be much longer than IDLE, but the power consumption will also be much lower.
- BBSM Mode: This mode is also called RTC mode. Only the power for the BBSM domain remains on to keep RTC and BBSM logic alive.
- OFF Mode: All power rails are off.

NOTE

Beyond the modes defined here, additional options can be configured in software, such as to adjust clock frequencies or gate clocks through the CCM programming model, or to adjust on-die power-gating through the SRC or GPC programming model, or to adjust the voltage supplied to the VDD_SOC and VDD_ARM supplies as per [Table 11](#page-11-0) in the Data Sheet.

Table 18 summarizes the external power supply states in all the power modes.

Table 18. Power supply states

4.2.2 Low power modes

The state of each module in the IDLE, SUSPEND, and BBSM mode are defined in the Table 19.

Table 19. Low power mode definition

Table continues on the next page...

Table 19. Low power mode definition ... continued

1. Automatic enter self-refresh when there is no DRAM access.

2. Put into self-refresh mode by software before entering low power mode.

3. Turn off externally by PMIC when PMIC_STBY_REQ signal is asserted.

4. USB remote wakeup can be "Yes" if required.

5. Remote wakeup can be supported if the USB PHY power is on in this mode.

4.3 Power supplies requirements and restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state guide-lines as described in this section to guarantee the reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the processor (worst-case scenario)

[Figure 4](#page-17-0) illustrates the power-up and power-down sequence of i.MX 91 processors.

NOTE

POR_B must be asserted whenever VDD_SOC is powered down, but NVCC_BBSM_1P8 is powered up (when the processor is in BBSM mode).

4.3.1 Power-up sequence

The power-up sequence of i.MX 91 is defined as follows:

- 1. Turn on NVCC_BBSM_1P8
- 2. The SoC assert PMIC_ON_REQ at this point in time.
- 3. Turn on VDD_SOC and VDD_*_0P8 (includes all analog, PHY, PLL supplies) digital voltage supplies.
- 4. Turn on all remaining 1.8 V supplies. This includes VDD_*_1P8 analog, PHY and PLL supplies, and any 1.8 V NVCC_XXX I/O supplies.
- 5. Turn on DDR I/O supplies.
- 6. Turn on any 3.3 V supplies. This includes any 3.3 V NVCC_XXX I/O supplies and VDD_USB_3P3 (This 3.3 V supply step may be simultaneous with either the 1.8 V or the DDR supplies if desired).
- 7. POR_B release (asserting during the entire power-up sequence).

4.3.2 Power-down sequence

The power-down sequence of i.MX 91 is defined as follows:

- Turn off VDD_SOC after the other (non-BBSM) power rails or at the same time as other (non-BBSM) rails.
- No sequence for other power rails during power down.

4.4 PLL electrical characteristics

Table 20 shows the PLL electrical parameters.

Table 20. PLL electrical parameters

4.5 I/O DC parameters

This section includes the DC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR4 modes

4.5.1 General purpose I/O (GPIO) DC parameters

[Table 21](#page-19-0) shows DC parameters for GPIO pads. The parameters [Table 21](#page-19-0) are guaranteed per the operating ranges in [Table 11](#page-11-0), unless otherwise noted.

Table 21. GPIO DC parameters

NOTE

For GPIO pads, when the supplies are ramp-up or/and below operating level, the pad state values are undefined.

NOTE

For PHY pads, the PAD state values are undefined before POR_B is asserted.

Table 22. Additional leakage parameters

1. This specification does not apply to PHY, ANALOG, TAMPER0, TAMPER1 I/Os, PMIC_ON_REQ, and PMIC_STBY_REQ.

4.5.2 DDR I/O DC electrical characteristics

The DDR I/O pads support LPDDR4 operational modes. The Double Data Rate Controller (DDRC) is compliant with JEDECcompliant SDRAMs.

DDRC operation is contingent upon the board's DDR design adherence to the DDR design and layout requirements stated in the hardware development guide for the i.MX 91 application processors.

4.6 I/O AC parameters

This section includes the AC parameters of the following I/O types:

• General Purpose I/O (GPIO)

The GPIO load circuit and output transition time waveforms are shown in Figure 5 and Figure 6.

4.6.1 DDR I/O AC electrical characteristics

The DDR I/O pads support LPDDR4 operational modes. The DDRC is compliant with JEDEC-compliant SDRAMs.

DDRC operation is contingent upon the board's DDR design adherence to the DDR design and layout requirements stated in the hardware development guide for the i.MX 91 application processor.

4.7 Differential I/O output buffer impedance

The Differential CCM interface is designed to be compatible with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A, Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits (2001) for details.

4.7.1 DDR I/O output buffer impedance

DDR output driver and ODT impedances are controlled across PVT using ZQ calibration procedure with a 120 ohm ±1% resistor to ground. Programmable drive strength and ODT impedance targets available in the NXP DDR tool are detailed in the device IBIS model. Impedance deviation (calibration accuracy) is ±10% (Maximum/Minimum impedance) across PVT.

4.8 System modules timing

This section contains the timing and electrical parameters for the modules in each i.MX 91 processor.

4.8.1 Reset timing parameters

Figure 7 shows the reset timing and [Table 23](#page-21-0) lists the timing parameters.

Table 23. Reset timing parameters

4.8.2 WDOG Reset timing parameters

Figure 8 shows the WDOG reset timing and Table 24 lists the timing parameters.

Table 24. WDOGx_B timing parameters

NOTE

RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or approximately 30 µs.

NOTE

WDOGx_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUXC chapter of the i.MX 91 Applications Processor Reference Manual (IMX91RM) for detailed information.

4.8.3 JTAG timing parameters

Figure 9 depicts the JTAG test clock input timing. [Figure 10](#page-22-0) depicts the JTAG boundary scan timing. [Figure 11](#page-22-0) depicts the JTAG test access port. Signal parameters are listed in [Table 25](#page-22-0).

Table continues on the next page...

Table 25. JTAG Timing^{1,2} ...*continued*

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 Ω , unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance of the transmission line can be equal to the selected RDSON of the I/O pad output driver.

3. T_{DC} = target frequency of JTAG

4. 50 MHz frequency is for the JTAG debug interface. For boundary scan, the maximum TCK frequency is 10 MHz.

5. V_M = mid-point voltage

4.8.4 SWD timing parameters

The DSE $[5:0]$ = 001111 and FSEL1 $[1:0]$ = 11 are required drive settings to meet the timing.

[Figure 12](#page-24-0) depicts the SWD timing.

Table 26 shows SWD timing parameters.

Table 26. SWD timing parameters^{1,2}

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 Ω, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line can be equal to the selected RDSON of the I/O pad output.

4.8.5 DDR SDRAM–specific parameters (LPDDR4)

The i.MX 91 Family of processors have been designed and tested to work with JEDEC JESD209-4 —compliant LPDDR4 memory. Timing diagrams and tolerances required to work with these memories are specified in the respective documents and are not reprinted here.

Meeting the necessary timing requirements for a DDR memory system is highly dependent on the components chosen and the design layout of the system as a whole. NXP cannot cover in this document all the requirements needed to achieve a design that meets full system performance over temperature, voltage, and part variation; PCB trace routing, PCB dielectric material, number of routing layers used, placement of bulk/decoupling capacitors on critical power rails, VIA placement, GND and Supply planes layout, and DDR controller/PHY register settings all are factors affecting the performance of the memory system. Consult the hardware user guide for this device and NXP validated design layouts for information on how to properly design a PCB for best DDR performance. NXP strongly recommends duplicating an NXP validated design as much as possible in the design of critical power rails, placement of bulk/decoupling capacitors and DDR trace routing between the processor and the selected DDR memory. All supporting material is readily available on the device web page on [https://www.nxp.com/products/](https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors:IMX9-PROCESSORS) [processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors:IMX9-PROCESSORS](https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors:IMX9-PROCESSORS).

Processors that demonstrate full DDR performance on NXP validated designs, but do not function on customer designs, are not considered marginal parts. Customers bear the responsibility of properly designing the Printed Circuit Board, correctly simulating and modeling the designed DDR system, and validating the system under all expected operating conditions (temperatures, voltages) prior to releasing their product to market.

Table 27. i.MX 91 DRAM controller supported SDRAM configurations

4.9 Display

This section provides information about display subsystem.

4.9.1 LCD Controller (LCDIF) timing parameters

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Table 28. LCD timing parameters^{1,2}

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.10 Audio

This section provides information about audio subsystem.

4.10.1 SAI switching specifications

This section provides the AC timings for the SAI in Controller (clocks driven) and Target (clocks input) modes. All timings are given for non inverted serial clock polarity (SAI_TCR2[BCP] = 0, SAI_RCR2[BCP] = 0) and non inverted frame sync (SAI_TCR4[FSP] = 0, SAI_RCR4[FSP] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

For the 50 MHz BCLK operation, the BCLK and SYNC must always be in the same direction as the data (source synchronous):

- SAI transmitter must be in asynchronous mode with BCLK and SYNC configuration as outputs
- SAI receiver must be:
	- In asynchronous mode with BCLK and SYNC configuration as inputs
	- In synchronous mode with SAI_RCR2[BCI] = 1

Table 29. Controller mode SAI timing (50 MHz)^{[1,2,3](#page-27-0)}

Table continues on the next page...

IMX91IEC **All information provided in this document is subject to legal disclaimers.** [©] 2024 NXP B.V. All rights reserved.

Table 29. Controller mode SAI timing (50 MHz)^{1,2,3}...continued

1. To achieve 50 MHz for BCLK operation, clock must be set in feedback mode.

2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

Table 30. Controller mode SAI timing (25 MHz)^{1,2}

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

Table 31. Target mode SAI timing (25 MHz)^{1,2}

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

3. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear.

4.10.2 SPDIF timing parameters

Table 32. SPDIF timing parameters

The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

Table 32, [Figure 16](#page-30-0) and [Figure 17](#page-30-0) show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF_ST_CLK) for SPDIF in Tx mode.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Table continues on the next page...

Table 32. SPDIF timing parameters ... continued

4.10.3 PDM Microphone interface timing parameters

NOTE

These timing requirements apply only if the clock divider is enabled (PDM_CTRL2[CLKDIV] = 0), otherwise there are no special timing requirements.

The PDM microphones must meet the setup and hold timing requirements shown in the following table. The "k" factor value in [Table 33](#page-31-0) depends on the selected quality mode as shown in [Table 34.](#page-31-0)

Table 33. PDM timing parameters

1. @moduleNickname = PDM. Depending on K value, user must make sure floor (K x CLKDIV) > 1 to avoid timing problems.

Table 34. K factor value

Figure 18 illustrates the timing requirements for the PDM.

4.10.4 Medium Quality Sound (MQS) electrical specifications

Medium quality sound (MQS) is used to generate medium quality audio via a standard GPIO in the pinmux, allowing the user to connect stereo speakers or headphones to a power amplifier without an additional DAC chip. Two outputs are asynchronous PWM pulses and their maximum frequency is 1/32 x mclk_frequency.

Table 35. MQS specifications

1. Frequency of mclk depends on software settings.

4.11 Analog

The following sections provide information about analog interfaces.

4.11.1 12-bit ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

4.11.1.1 ADC electrical specifications

Table 36. ADC electrical specifications

1. On or off channels

2. ADC component plus pad capacitance $($ \sim 2 pF $)$

3. After calibration

4. Based on simulation test

Table 37. ADC electrical specifications (VREFH = VDDA_ANAx_1P8¹ and VADIN_{max} ≤ VREFH)²

1. The range is from 1.71 V to 1.89 V.

2. Values in this table are based on test with limited matrix samples in lab environment.

3. This resistance is external to the SoC. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 15 Ω analog source resistance.

- 4. See [Figure 19](#page-34-0)
- 5. Noise on the ADC reference voltage (VDD_ANA_1P8) will result in performance loss of the ADC proportional to the noise present.
- 6. Input data used for test is 1 kHz sine wave.
- 7. Measured at VREFH = 1.8 V and pwrsel = 2.
- 8. ENOB can be lower than shown, if an ADC channel corrupts other ADC channels through capacitive coupling. This coupling may be dominated by board parasitics. Care must be taken not to corrupt the desired channel being measured. This coupling becomes worse at higher analog frequencies and with switching waveforms due to the harmonic content.
- 9. ENOB can be lower than shown if excessive noise is present on VDD_ANAx_1P8, including ripple from DC/DC converter.

4.11.1.2 12-bit ADC input impedance equivalent circuit diagram

There is an additional R_{IOMUX} of 350 Ω (from 295 Ω to 405 Ω) resistance if an input goes through the MUX inside the IO and CP of 2.5 pF as shown in [Figure 20](#page-35-0).

To calculate the sample request time, using the following equation where $R_{ADCtotal} = R_{ADIN} + R_{IOMUX}$, $R_{IOMUX} = 350 \Omega$, $C_P = 2.5$ pF and B = 11 for 1/4 LSB settling.

 $T_{\text{smp_req}}$ = B $[R_{AS}$ (C_{AS} + C_{P} + C_{ADIN}) + (R_{AS} + $R_{ADCtotal}$) C_{ADIN}]

4.12 External peripheral interface parameters

The following subsections provide information on external peripheral interfaces.

4.12.1 Ultra-high-speed SD/SDIO/MMC host interface (uSDHC) AC timing

This section describes the electrical information of the uSDHC, which includes SD/eMMC5.1 (single data rate) timing, eMMC5.1/ SD3.0 (dual data rate) timing and SDR50/SDR104 AC timing.

The DSE $[5:0]$ = 001111 and FSEL1 $[1:0]$ = 11 are required drive settings to meet the timing.

4.12.1.1 SD3.0/eMMC5.1 (single data rate) AC timing

[Figure 21](#page-36-0) depicts the timing of SD3.0/eMMC5.1, and [Table 38](#page-36-0) lists the SD3.0/eMMC5.1 timing characteristics.

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

3. In Low-Speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

4. In Normal (Full) -Speed mode for SD/SDIO card, clock frequency can be any value between 0 – 25 MHz. In High-speed mode, clock frequency can be any value between 0 – 50 MHz.

5. In Normal (Full) -Speed mode for MMC card, clock frequency can be any value between 0 – 20 MHz. In High-speed mode, clock frequency can be any value between 0 – 52 MHz.

6. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing

Figure 22 depicts the timing of SD3.0/eMMC5.1 (DDR). Table 39 lists the SD3.0/eMMC5.1 (DDR) timing characteristics. Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (1.5 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.12.1.3 HS400 DDR AC timing

[Figure 23](#page-38-0) depicts the timing of HS400 mode, [Table 40](#page-38-0) and [Table 41](#page-38-0) list the HS400 timing characteristics. Be aware that only data is sampled on both edges of the clock (not applicable to CMD). The CMD input/output timing for HS400 mode is the same as CMD input/output timing for SDR104 mode. Check SD5, SD6, and SD7 parameters in [Table 45](#page-42-0) for HS400 mode.

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

Table 41. HS400 interface timing specification (Low drive mode)^{1,2} ...continued

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

4.12.1.4 HS200 Mode AC timing

Figure 24 depicts the timing of HS200 mode, Table 42 and [Table 43](#page-40-0) list the HS200 timing characteristics.

Table 42. HS200 interface timing specification (Nominal mode)^{1,2}...continued

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

3. HS200 is for 8 bits while SDR104 is for 4 bits.

Table 43. HS200 interface timing specification (Low drive mode)^{1,2}

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

3. HS200 is for 8 bits while SDR104 is for 4 bits.

4.12.1.5 SDR50/SDR104 AC timing

[Figure 25](#page-41-0) depicts the timing of SDR50/SDR104, [Table 44](#page-41-0) and [Table 45](#page-42-0) list the SDR50/SDR104 timing characteristics.

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

3. Data window in SDR100 mode is variable.

Table 45. SDR50/SDR104 interface timing specification (Low drive mode)^{1,2}

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).

2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.

3. Data window in SDR100 mode is variable.

4.12.1.6 Bus operation condition for 3.3 V and 1.8 V signaling

Signaling level of SD/eMMC4.5/5.0/5.1 can be 1.8 V or 3.3 V depending on the working mode. The DC parameters for NVCC_SD2 supplies are identical to those shown in [General purpose I/O \(GPIO\) DC parameters](#page-18-0).

4.12.1.7 uSDHC supported modes

For SD:

- All SD 3.0 protocols are supported at full speeds on all three SDHC interfaces. This includes DS, HS, SDR12, SDR25, SDR50, SDR104, and DDR50.
- The maximum supported SDR frequency is 200 MHz which is covered in SDR104 mode, and maximum DDR frequency is 50 MHz as a part of DDR50 mode.

For eMMC:

- eMMC HS400 is only supported on SDHC1 as that is the only one with 8-bit interface.
- eMMC HS200 is supported on all three SDHC interfaces because this protocol supports both a 4-bit mode and an 8-bit mode, which can work on SDHC2 and SDHC3.
- eMMC High Speed DDR, High Speed SDR, and the less than or equal to 26 MHz MMC legacy protocols are also supported on all three SDHC interfaces.

• The maximum supported SDR frequency is 200 MHz which is covered in HS200 mode, and the maximum DDR frequency is 200 MHz as a part of HS400 mode.

uSDHC3 supports up to SDR104 (200 MHz) on primary SD3_* pins, but when it is multiplexing on GPIO_IO[27:22], below are the modes supported:

- eMMC High Speed DDR, High Speed SDR, and the less than or equal to 26 MHz MMC legacy protocols are supported.
- SDR50 (100 MHz) and SDR104 (200 MHz) modes are NOT supported.
- eMMC HS400 and HS200 modes are NOT supported
- The maximum supported SDR and DDR frequency is 50 and 52 MHz

If IO is supplied by 3.3 V, the maximum supported SDR/DDR frequency is 50/52 MHz

4.12.2 Ethernet controller (ENET) AC electrical specifications

Ethernet supports the following key features:

- Support ENET AVB
- Support IEEE 1588
- Support Energy Efficient Ethernet (EEE)
- 1.8 V/3.3 V RMII operation, 1.8 V RGMII operation

The following sections introduce the ENET AC electrical specifications.

4.12.2.1 ENET2 signal mapping

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specifications and constraints for the physical interface.

Table 46. ENET2 signal mapping^{[1](#page-44-0)}

Table 46. ENET2 signal mapping¹...*continued*

1. ENET1 is Ethernet QoS with TSN, while ENET2 is Ethernet MAC.

2. The signal can be either input or output.

4.12.2.2 RMII mode timing

In RMII mode, RMII_REF_CLK is a 50 MHz ± 50 ppm continuous reference clock.

Figure 26 shows RMII mode timing parameters. Table 47 describes the timing parameters (M16–M21) shown in the figure.

Table 47. RMII signal timing^{1,[2,3](#page-45-0)}

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

IMX91IEC **All information provided in this document is subject to legal disclaimers.** [©] 2024 NXP B.V. All rights reserved. Preliminary Data Sheet Rev. 2 — 12 November 2024

- 2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
- 3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.

Figure 27 shows MII asynchronous input timings. Table 48 describes the timing parameters (M10–M15) shown in the figure.

Table 48. MII serial management channel timing^{1,2,3}

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.12.2.4 RGMII signal switching specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Table 49. RGMII signal switching specifications^{1,2,3,4}

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

2. Measured as defined in EIA/JESD 8-6 1995 with a timing threshold voltage of VDDQ/2.

3. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.

4. RGMII timing specifications are only valid for 1.8 V nominal I/O pad supply voltage.

4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications

Ethernet QOS supports the following Time Sensitive Networking (TSN) features:

- 802.1Qbv Enhancements to Scheduling Traffic
- 802.1Qbu Frame preemption
- Time based Scheduling
- 1.8 V/3.3 V RMII operation, 1.8 V RGMII operation

4.12.3.1 Ethernet QOS signal mapping

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 50. ENET QOS signal mapping¹

1. ENET1 is Ethernet QoS with TSN, while ENET2 is Ethernet MAC.

2. The signal can be either input or output.

4.12.3.2 RMII mode timing

In RMII mode, RMII_REF_CLK is a 50 MHz ± 50 ppm continuous reference clock.

[Figure 30](#page-48-0) shows RMII mode timing parameters. [Table 51](#page-48-0) describes the timing parameters (M16–M21) shown in the figure.

Table 51. RMII signal timing^{1,2,3}

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.12.3.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.

[Figure 31](#page-49-0) shows MII asynchronous input timings. [Table 52](#page-49-0) describes the timing parameters (M10–M15) shown in the figure.

Table 52. MII serial management channel timing^{1,2,3}

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

4.12.3.4 RGMII signal switching specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Table 53. RGMII signal switching specifications^{1,2,3,4}...continued

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.

2. Measured as defined in EIA/JESD 8-6 1995 with a timing threshold voltage of VDDQ/2.

3. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.

4. RGMII timing specifications are only valid for 1.8 V nominal I/O pad supply voltage.

4.12.4 LPSPI timing parameters

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with Controller and Peripheral operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPI timing modes.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 25 pF maximum load on all LPSPI pins.

The DSE $[5:0]$ = 001111 and FSEL1 $[1:0]$ = 11 are required drive settings to meet the timing.

Table 54. LPSPI Controller mode timing^{1,2}

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

3. The clock driver in the LPSPI module for f_{periph} must guaranteed this limit is not exceeded.

4. In Controller loopback mode when LPSPI_CFGR1[SAMPLE] bit is 1.

5. f_{periph} = Functional clock / (2 ^ PRESCALE) and t_{periph} = 1 / f_{periph}

6. If LPSPI_CFGR1[SAMPLE] bit is 1, the data setup time (inputs) / data hold time (inputs) specifications are same with the one in Peripheral mode.

7. For 3.3 V I/O supply, tSU (Data setup time) parameter value is 9 ns in LPSPI Controller mode.

Table 55. LPSPI Peripheral mode timing^{[1](#page-53-0),2}

Table 55. LPSPI Peripheral mode timing^{1,2} ...*continued*

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

- 3. f_{periph} = Functional clock / (2 ^ PRESCALE) and t_{periph} = 1 / f_{periph}
- 4. Time to data active from high-impedance state
- 5. Hold time to high-impedance state
- 6. When operating at 3.3 V I/O supply, this parameter value is 9 ns.

4.12.5 LPI2C timing parameters

This section describes the timing parameters of the LPI2C module.

1. For more details, see UM10204 I2C-bus specification and user manual.

2. Standard, Fast, Fast+, and Ultra Fast modes are supported; High speed mode (HS) in target mode.

4.12.6 Improved Inter-Integrated Circuit Interface (I3C) specifications

Unless otherwise specified, I3C specifications are timed to/from the V_{IH} and/or V_{IL} signal points.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

4.12.6.1 I3C Push-Pull Timing Parameters for SDR Mode

I3C interface is not supported on GPIO-Standard-plus pad type for 5 V operation. Measurements are with maximum output load of 30 pf, input transition of 1 ns.

Table 57. I3C Push-Pull Timing Parameters for SDR Mode

1. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., t_{CF} + 3 for falling edge clocks, and t_{CR} + 3 for rising edge clocks.

2. t_{DIGL} and t_{DIGH} are the clock Low and High periods as seen at the receiver end of the I3C Bus using V_{IL} and V_{IH} (see Figure 30)

- 3. Pad delay based on 90 Ω / 4 mA driver and 50 pF load. Note that Controller may be a Target in a multi-Controller system, and thus shall also adhere to this requirement
- 4. Devices with more than 12ns of t_{SCO} delay shall set the limitation bit in the BCR, and shall support the GETMXDS CCC to allow the Controller to read this value and adjust computations accordingly. For purposes of system design and test conformance, this parameter should be considered together with pad delay, bus capacitance, propagation delay, and clock triggering points.
- 5. The clock maximum rise/fall time is capped at 60 ns. For lower frequency rise and fall the maximum value is limited at 60 ns, and is not dependent upon the clock frequency.
- 6. SDA Input Hold time in Target mode is 1 ns.
- 7. t_{HD} p is a Hold time parameter for Push-Pull Mode that has a different value for Controller mode vs. Target mode. In SDR Mode the Hold time parameter is referred to as t_{HD-SDR} .

4.12.7 CAN network AC electrical specifications

The Controller Area Network (CAN) module is a communication controller implementing the CAN protocol according to the CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0B protocol specification. The processor has two CAN modules

available. Tx and Rx ports for both modules are multiplexed with other I/O pins. See the IOMUXC chapter of the reference manual to see which pins expose Tx and Rx pins; these ports are named CAN_TX and CAN_RX, respectively.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Please see [CAN network AC electrical specifications](#page-56-0) for timing parameters.

Table 58. CAN-FD electrical specifications

Parameters	BCAN (Classical and FD)	FlexCAN (Classical and FD)	BCANXL (Classical, FD, and XL)	Unit
Minimum operating frequency	20/40	20/40	40/160	MHz
Maximum Baud Rate	8/8	8/8	20/20	Mbps
TXD Rise time wcs	4/4	4/4	4/4	ns
TXD Fall time wcs	4/4	4/4	4/4	ns
RXD Rise time wcs	4/4	4/4	4/4	ns
RXD Fall time wcs	4/4	4/4	4/4	ns
TXD	3.3/3.3	3.3/3.3	3.3/3.3	V
RXD	3.3/3.3	3.3/3.3	3.3/3.3	\vee
Internal delay wcs	100/50	100/50	50/12.5	ns
TX PAD delay wcs	25/25	25/25	25/25	ns
RX PAD delay wcs	10/10	10/10	10/10	ns
TX routing delay wcs	5/5	5/5	5/5	ns
RX routing delay wcs	5/5	5/5	5/5	ns
Transceiver loop delay wcs	250/250	250/250	190/190	ns
Total loop delay	395/345	395/345	285/247.5	ns

4.12.8 Pulse width modulator (PWM) timing parameters

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.

[Figure 41](#page-58-0) depicts the timing of the PWM, and [Table 59](#page-58-0) lists the PWM timing parameters.

Table 59. PWM output timing parameters

4.12.9 FlexSPI timing parameters

The FlexSPI interface can work in SDR or DDR modes. Only FlexSPIn_MCR0[RXCLKSRC] = 0 and FlexSPIn_MCR0[RXCLKSRC] = 1 configurations are supported when I/O is supplied by 3.3 V.

Input timing assumes an input signal slew rate of 3 ns (20%/80%) and Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, un-terminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

4.12.9.1 FlexSPI input/read timing

There are three sources for the internal sample clock of FlexSPI read data:

- Dummy read strobe generated by FlexSPI controller and looped back internally (FlexSPIn_MCR0[RXCLKSRC] = 0x0)
- Dummy read strobe generated by FlexSPI controller and looped back through the DQS pad (FlexSPIn MCR0[RXCLKSRC] $= 0x1$
- Read strobe provided by memory device and input from DQS pad (FlexSPIn_MCR0[RXCLKSRC] = 0x3)

The following sections describe input signal timing for each of these three internal sample clock sources.

4.12.9.1.1 SDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1

Table 60. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X0 (Nominal mode)

Table 60. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X0 (Nominal mode)...continued

Table 61. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X0 (Low drive mode)

Table 62. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X1 (Nominal mode)

Table 63. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X1 (Low drive mode)

NOTE

Timing shown is based on the memory generating read data on the SCK falling edge, and FlexSPI controller sampling read data on the falling edge.

4.12.9.1.2 SDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x3

There are two cases when the memory provides both read data and the read strobe in SDR mode:

- A1—Memory generates both read data and read strobe on SCK rising edge (or falling edge)
- A2—Memory generates read data on SCK falling edge and generates read strobe on SCK rising edge

Table 64. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal mode)

Table 65. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode)

NOTE

Timing shown is based on the memory generating read data and read strobe on the SCK rising edge. The FlexSPI controller samples read data on the DQS falling edge.

Table 66. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal mode)

Table 67. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode)

Table 67. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode)...continued

Timing shown is based on the memory generating read data on the SCK falling edge and read strobe on the SCK rising edge. The FlexSPI controller samples read data on a half cycle delayed DQS falling edge. **NOTE**

4.12.9.1.3 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1

Table 68. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal and Low drive mode)

Table 69. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal mode)

Table 70. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Low drive mode)

4.12.9.1.4 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x3

Table 71. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Nominal mode)

Table 72. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Low drive mode)

4.12.9.2 FlexSPI output/write timing

The following sections describe output signal timing for the FlexSPI controller including control signals and data outputs.

4.12.9.2.1 SDR mode

1. These timing specifications are valid only for 1.8 V nominal I/O pad supply voltage. For 3.3 V I/O supply, see the FlexSPI SDR output timing in SDR mode (Low drive mode).

2. The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used, see the FlexSPI SDR input timing specifications.

3. T_{CSS} and T_{CSH} are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 91 Applications Processor Reference Manual (IMX91RM) for more details.

Table 74. FlexSPI output timing in SDR mode (Low drive mode)

1. The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used, see the FlexSPI SDR input timing specifications.

2. T_{CSS} and T_{CSH} are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 91 Applications Processor Reference Manual (IMX91RM) for more details.

4.12.9.2.2 DDR mode

Table 75. FlexSPI output timing in DDR mode (Nominal mode)¹

1. These timing specifications are valid only for 1.8 V nominal IO pad supply voltage. For 3.3 V I/O supply, see Table 76

2. The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used, see the FlexSPI DDR input timing specifications.

3. T_{CSS} and T_{CSH} are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 91 Applications Processor Reference Manual (IMX91RM) for more details.

Table 76. FlexSPI output timing in DDR mode (Low drive mode)

Symbol	Parameter	Min	Max	Unit
	Frequency of operation		133 ¹	MHz
T_{ck}	SCK clock period	7.5		ns
T_{DVO}	Output data valid time		0.9	ns
T _{DHO}	Output data hold time	-0.9		ns
T _{CSS}	Chip select output setup time ²	$(T_{CSS} + 0.5) / 2$		SCLK
T_{CSH}	Chip select output hold time ²	$(T_{\rm CSH} + 0.5) / 2$		SCLK

1. The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used, see the FlexSPI DDR input timing specifications.

2. T_{CSS} and T_{CSH} are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 91 Applications Processor Reference Manual (IMX91RM) for more details.

4.12.10 USB PHY parameters

The USB PHY parameters meet the electrical compliance requirements listed as following:

• Universal Serial Bus Revision 2.0 Specification (including ECNs and errata), On-The-Go and Embedded Host Supplement to the Universal Serial Bus Revision 2.0 Specification (including ECNs and errata)

4.12.10.1 Pad/Package/Board connections

The USBx_VBUS pin cannot directly connect to the 5 V VBUS voltage on the USB2.0 link.

Each USBx_VBUS pin must be isolated by an external 30 KΩ 1% precision resistor.

The USB 2.0 PHY uses USBx_TXRTUNE and an external resistor to calibrate the USBx_DP/DN 45 Ω source impedance. The external resistor value is 200 Ω 1% precision on each of USBx_TXRTUNE pad to ground.

5 Boot mode configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

i.MX 91 supports three different boot modes:

- Normal Boot Mode
- Boot from Internal Fuse Mode
- Serial Download Boot Mode

Three different boot modes can be either selected via different boot mode pins or overridden by fuses.

i.MX 91 supports Single Boot: Cortex-A55 core is in charge of loading all containers and images.

For detailed boot mode configuration, see the see the i.MX 91 Fuse Map and the System Boot chapter in *i.MX 91 Reference* Manual (IMX91RM).

5.1 Boot mode configuration pins

There are four boot mode pins used to select boot mode.

Table 77. Fuses and associated pins used for boot

BOOT_MODE[3:0]	Function
0010	uSDHC1 8-bit eMMC 5.1
0011	uSDHC2 4-bit SD 3.0
0100	FlexSPI Serial NOR
0101	FlexSPI Serial NAND 2K
0110	Reserved
0111	Reserved
1000	Reserved
1001	Reserved
1010	Reserved
1011	Reserved
1100	Reserved
1101	Reserved
1110	Reserved
1111	Reserved

Table 77. Fuses and associated pins used for boot ...continued

- HW samples the boot CFG pins before ROM starts, these pins should be mapped to Boot CFG pins by default.
- Once HW samples the boot CFG pins and stores the boot CFG in CMC register, the register should be latched. That means the register value no longer changes and reflecting the pins status.

Additional boot options are also supported for both Normal Boot Mode and Internal Fuse mode:

- All boot modes supported for a range of speeds, timings, and protocol formats;
- eMMC and SD boot supported from any USDHC instance 1 or 2;
- Serial NOR boot supported for 1-bit, 4-bit, and 8-bit mode;
- Serial NAND boot supported for 1-bit, 4-bit, and 8-bit mode (8-bit Serial NAND)

BOOT_MODE pins are multiplexed over other functional pins. The functional IO that are multiplexed with these pins must be selected subject to two criteria:

- Functional IO must not be used if they are inputs to the SoC, which could potentially be constantly driven by external components. Such functional mode driving may interfere with the need for the board to pull these pins a certain way while POR is asserted.
- Functional IO must not be used if they are outputs of the SoC, which will be connected to components on the board that may misinterpret the signals as valid signals if they toggle (such as, the board drives them while POR is asserted).

5.2 Boot device interface allocation

i.MX 91 supports three kinds of boot devices:

• Primary Boot Device

The primary boot device is selected by Boot Config pins if boot mode is the Normal Boot or Internal Fuses Boot. The valid primary boot device options are SD/eMMC/FlexSPI NOR/FlexSPI NAND. The valid options also depend on the Boot Type and other fuses configuration.

• Recovery Boot Device

After booting from Primary Boot Device fails, i.MX 91 will try to boot from another boot source. The recovery boot device is only SPI1/2/3/4 for i.MX 91.

• Serial Download Boot Device

Cortex-A55 supports serial download mode via USB1.

The following tables list the interfaces that can be used by the boot process in accordance with the specific boot mode configuration. The tables also describe the interface's specific modes and IOMUXC allocation, which are configured during boot when appropriate.

Table 78. Boot through FlexSPI

Table 79. Boot through uSDHC1

Table 79. Boot through uSDHC1...continued

Table 80. Boot through uSDHC2

Table 81. Boot through SPI1

Table 82. Boot through SPI2

Table 82. Boot through SPI2...continued

Table 83. Boot through SPI3

Table 84. Boot through SPI4

USB1 interfaces are dedicated pins, thus no IOMUX options.

6 Package information and contact assignments

This section includes the contact assignment information and mechanical package drawing.

6.1 9 x 9 mm package information

6.1.1 9 x 9 mm, 0.5 mm pitch, ball matrix

[Figure 49](#page-70-0) shows the top, bottom, and side views of the 9 x 9 mm FCBGA package.

6.1.2 9 x 9 mm supplies contact assignments and functional contact assignments

Table 85 shows the device connection list for ground, sense, and reference contact signals.

[Table 86](#page-72-0) shows an alpha-sorted list of functional contact assignments of the 9 x 9 mm package.

1. Pull-up

2. Pull-down

6.1.3 9 x 9 mm, 0.5 mm pitch, ball map

Table 87 shows the 9 x 9 mm, 0.5 mm pitch ball map for the i.MX 91.

Table 87. 9 x 9 mm, 0.5 mm pitch, ball map

	1	$\overline{2}$	3	4	5	6	$\overline{7}$	8	9	10	11	12	13	14	15	16	17
N	DRA M _D Q ₁₂ $\overline{}$	DRA M D Q13 \overline{A}				VDD 2 D DR		VDD AN $A1_1$ P ₈		VSS		NVC C_S D ₂				SD ₂ DAT A1	SD ₂ DAT A ₀
P	DRA M_D QS1 T_A	DRA M D QS1 C_{-} Α	VSS	VDD 2 DD R		DAP $_TM$ S_S WDI \circ		DAP $_TDI$		SD2 RES ET_B		SD ₂ $CD_$ B		SD ₂ VSEL ECT	VSS	SD ₃ DAT A2	SD ₃ DAT A ₃
R	DRA M _D $M1_$ A	DRA M _D Q11 $\overline{\mathcal{A}}$		VSS		VSS		VSS	ENE $T1_T$ D ₁	VSS		VSS		VSS		SD ₃ DAT A ₀	SD ₃ DAT A ₁
T	DRA M_D Q10 $\overline{}$	DRA M D Q ₀₈ $\overline{}$	DAP $_TD$ $O_$ T RAC ESW O	CCM _CLK O ₁	ENE T1 RX CTL	ENE T1 RD ₁	ENE T1 RD ₃	ENE T1 MDC	ENE $T1_T$ X_C TL	ENE $T1_T$ D ₃	SD1 CMD	SD1 DAT A ₄	SD1 DAT A ₀	SD1 DAT A ₁	SD ₁ DAT A2	SD ₃ CLK	SD3 CMD
U	VSS	DRA M_D Q ₀₉ $\overline{}$	DAP $_TC$ LK SWC LK	ENE $T1_R$ XC	ENE T1 RD ₀	ENE T1 RD ₂	ENE T1 MDI \circ	ENE $T1_T$ XC	ENE $T1_T$ D ₀	ENE $T1_T$ D ₂	SD1 CLK	SD1 STR OBE	SD1 DAT A ₃	SD1 DAT A ₅	SD1 DAT A ₆	SD ₁ DAT A7	VSS
	1	$\overline{2}$	$\overline{3}$	4	$\overline{5}$	6	$\overline{7}$	8	9	10	11	12	13	14	15	16	17

Table 87. 9 x 9 mm, 0.5 mm pitch, ball map...continued

6.2 11 x 11 mm package information

6.2.1 11 x 11 mm, 0.5 mm pitch, ball matrix

[Figure 50](#page-81-0) shows the top, bottom, and side views of the 11 x 11 mm FCBGA package.

6.2.2 11 x 11 mm supplies contact assignments and functional contact assignments

Table 88 shows the device connection list for ground, sense, and reference contact signals.

[Table 89](#page-83-0) shows an alpha-sorted list of functional contact assignments of the 11 x 11 mm package.

1. Pull-up

2. Pull-down

6.2.3 11 x 11 mm, 0.5 mm pitch, ball map

[Table 90](#page-91-0) shows the 11 x 11 mm, 0.5 mm pitch ball map for the i.MX 91.

Table 90. 11 x 11 mm, 0.5 mm pitch, ball map

Table 90. 11 x 11 mm, 0.5 mm pitch, ball map ...continued

7 Revision history

Table 91 provides a revision history for this data sheet.

Table 91. i.MX 91 Data Sheet document revision history

Legal information

Data sheet status

Please consult the most recently issued document before initiating or completing a design.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

Definitions

Draft - A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

^[2] The term 'short data sheet' is explained in section "Definitions"
[3] The product status of device(s) described in this document ma

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data - The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

i.MX 91 Application Processors Data Sheet for Industrial Products

Suitability for use in non-automotive qualified products - Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations - A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

i.MX 91 Application Processors Data Sheet for Industrial Products

EdgeLock — is a trademark of NXP B.V.

eIQ - is a trademark of NXP B.V.

Synopsys & Designware - are registered trademarks of Synopsys, Inc.

Synopsys — Portions Copyright © 2018-2022 Synopsys, Inc. Used with permission. All rights reserved.

Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V. All rights reserved.

For more information, please visit: https://www.nxp.com

Date of release: 12 November 2024 Document identifier: IMX91IEC