



INDEX

—A—

ABD 4-61, 4-66, 4-67
ACKERR 7-31
Acknowledge error (ACKERR) 7-31
ADDR
 bus signals 4-32
 signal 4-37
Address
 bus (ADDR) 4-32
 bus disable (ABD) 4-61
 -mark wakeup 6-56
 space 5-7
 encoding 4-35
 strobe (\overline{AS}). See \overline{AS} 4-32
AN 5-4, 5-5
Analog
 front-end multiplexer 5-14
 input
 multiplexed 5-5
 port A 5-4
 port B 5-4
 section contents 5-1
 submodule block diagram 5-12
 supply pins 5-6
Arbitration 6-6
Arbitration priorities 4-71
 \overline{AS} 4-42, 4-51
 \overline{AS} 4-49, 4-50
Asynchronous
 bus cycles classified as 4-39
 cycles 4-31
 exceptions 4-55
 mode 4-84
 resets 4-55
ATEMP 3-22
Autovector (\overline{AVEC}). See \overline{AVEC} 4-25
 \overline{AVEC} 4-25, 4-36, 4-72, 4-73, 4-75, 4-78, 4-85

—B—

Background
 debug mode 3-19, 4-43
 commands 3-22
 connector pinout 3-26
 enabling 3-20
 entering 3-21
 registers
 fault address register (FAR) 3-23
 instruction program counter (PCC) 3-23
 return program counter (RPC) 3-23
 returning from 3-24

 serial
 data word 3-26
 I/O block diagram 3-25
 interface 3-24
 peripheral interface protocol (SPI) 3-25
 sources 3-20
 debugging mode
 freeze assertion diagram E-17
 serial
 communication diagram E-17
Base ID mask bits 7-30
Basic operand size 4-37
Baud
 clock 6-51
BCD 3-4
Beginning of queue 2 (BQ2) 5-41
Berg connector (male) 3-26
 \overline{BERR} 4-35, 4-39, 4-60, 4-64, 4-69, 4-72, 4-73, 4-88
 \overline{BERR} 4-43, 4-48, 4-49
 assertion results 4-47
 \overline{BG} 4-50, 4-65, 4-78
 \overline{BGACK} 4-50, 4-65, 4-78
BGND instruction 3-21
Binary
 -coded decimal (BCD) 3-4
 divider 5-25
 -weighted capacitors 5-14
Bit stuff error (STUFFERR) 7-31
BITERR 7-31
BITS 6-17
Bits per transfer
 enable (BITSE) 6-23
 field (BITS) 6-17
BITSE 6-23, 6-38
Bit-time 6-50
BIUMCR — BIUSM module configuration register 13-51
BIUSM
 BIUMCR — BIUSM module configuration register
 13-51
 BIUTBR — BIUSM time base register 13-52
 freeze 13-50
 interrupt vector base number 13-51
 LPSTOP 13-50
 reading the time base bus 13-52
 STOP 13-50
 WAIT 13-50
 BIUTBR — BIUSM time base register 13-52
 \overline{BKPT} 3-20, 4-68
 external signal 3-21
 \overline{BKPT} 4-43
 \overline{BKPT} (TPU asserted) 8-13



- BLC 8-12
- Block
 - size (BLKSZ) 4-78
 - encoding 4-79
- block diagrams
 - CPSM 13-53
 - DASM 13-24
 - FCSM 13-5
 - MCSM 13-9
 - PWMSM 13-39
 - SASM 13-15
 - SASM channel A 13-16
- BME 4-25
- BMT 4-25
- BOFFINT 7-32
- Boundary conditions 5-17
- BQ2 5-17, 5-41
- $\overline{\text{BR}}$ 4-50, 4-65, 4-77, 4-78
- $\overline{\text{BR}}$ 4-49
- Branch latch control (BLC) 8-12
- Break frame 6-51
- Breakpoint
 - acknowledge cycle 4-43
 - asserted flag (BKPT) 8-13
 - flag (PCBK) 8-13
 - hardware breakpoints 4-43
 - instruction 3-19
 - mode selection 4-68
 - operation 4-45
 - software breakpoints 4-43
- BSA 3-20
- BSL
 - bit in SICA 13-21
- Bus
 - arbitration
 - timing diagrams
 - active E-14
 - idle E-15
 - arbitration for a single device 4-51
 - cycle
 - regular 4-39
 - termination sequences 4-46
 - error
 - exception processing 4-48
 - signal ($\overline{\text{BERR}}$) 4-48
 - signal ($\overline{\text{BERR}}$). *See* $\overline{\text{BERR}}$ 4-25
 - timing of 4-48
 - grant ($\overline{\text{BG}}$). *See* $\overline{\text{BG}}$ 4-50
 - grant acknowledge ($\overline{\text{BGACK}}$). *See* $\overline{\text{BGACK}}$ 4-50
 - monitor 4-25
 - external enable (BME) 4-25
 - timeout period 4-25
 - timing (BMT) 4-25
 - off interrupt
 - (BOFFINT) 7-32
 - request ($\overline{\text{BR}}$). *See* $\overline{\text{BR}}$ 4-50
 - state analyzer (BSA) 3-20
- BUSY 7-5, 7-15
- BYP 5-13, 5-49
- Bypass mode 5-13
- BYTE (upper/lower byte option) 4-81, 4-83
- C—
- C (carry) flag 3-6
- CAN2.0B
 - system 7-3
- CANCTRL0 7-26
- CANCTRL1 7-27
- CANCTRL2 7-29
- CANICR 7-25
- CCL 8-12
- CCR 3-6, 4-71
- CCW 5-1, 5-48
- CF1 5-43
- CF2 5-43
- CFSR 8-15
- CH 8-14, 8-17, 8-18
- CHAN 5-49
- changing mode
 - DASM 13-25
 - SASM 13-17
- CHANNEL 8-15
- Channel
 - assignments
 - multiplexed 5-50
 - nonmultiplexed 5-50
 - conditions latch (CCL) 8-12
 - interrupt
 - base vector (CIBV) 8-14
 - enable
 - /disable field (CH) 8-14
 - request level (CIRL) 8-14
 - status (CH) 8-18
 - invalid 5-49
 - number (CHAN) 5-49
 - orthogonality 8-3
 - priority registers 8-17
 - register breakpoint flag (CHBK) 8-13
 - reserved 5-49
- CHBK 8-13
- Chip-select
 - address compare logic 4-79
 - assertion 4-73
 - base address registers (CSBAR) 4-78
 - reset values 4-86
 - block (SCIM2) 4-1
 - circuit block diagram 4-75
 - operation 4-84
 - option registers (CSOR) 4-80
 - reset values 4-86
 - pin assignment registers (CSPAR) 4-75, 4-77
 - field encoding 4-77
 - reset operation 4-85
 - signals for interrupt acknowledge cycle termination 4-84
 - timing diagram E-16
- CIBV 8-14
- CIE1 5-39
- CIE2 5-41
- CIER 8-14, 8-18



CIRL 8-14
CISR 8-8, 8-18
CLKOUT 4-39, 4-55
 output timing diagram E-9
CLKS 8-12
Clock
 block diagram 5-26
 frequency 5-26
 generation 5-25
 output (CLKOUT) 4-39
 phase (CPHA) 6-17
 polarity (CPOL) 6-17
clocks
 FCSM 13-6
 MCSM 13-11
 PWMSM 13-40, 13-48
CMFI
 registers
 CMFI EEPROM configuration register (CMFIM-
 CR) 10-9
CMFI EEPROM configuration register CMFIMCR 10-9
CNRX/TX pins 7-2
Code 7-5
Coherency 5-6, 5-22, 8-4
coherency
 DASM 13-25–13-28
 PWMSM 13-42
COMM D-17
Command
 RAM 6-22
 word pointer (CWP) 5-44
Common in-circuit emulator 3-20
Comparator 5-14
Completed queue pointer (CPTQP) 6-21
Condition code register (CCR) 3-6, 8-5
CONT 6-23
Continue (CONT) 6-23
Continuous transfer mode 6-15
Control registers
 0 (QACR0) 5-37
 1 (QACR1) 5-38
 2 (QACR2) 5-40
Conversion
 command word table (CCW) 5-1, 5-14
 cycle times 5-12
 stages 5-47
counter
 DASM 13-33
 FCSM 13-5
 MCSM 13-10
counter overflow
 FCSM 13-5
 MCSM 13-13
CPCR — CPSM control register 13-54
CPHA 6-17, 6-34
CPOL 6-17, 6-34
CPR 8-17
CPSM
 block diagram 13-53
 CPCR — CPSM control register 13-54
 freeze 13-53
 prescaler division ratio selection 13-54
CPTQP 6-21, 6-24
CPU space 4-84
 address encoding 4-43
 cycles 4-42, 4-84
 encoding for interrupt acknowledge 4-85
 read cycle 4-71
CPU16 4-86
CPU32 4-20, 4-26, 4-30, 4-37, 4-38, 4-46, 4-55, 4-68,
 4-70, 4-79, 4-86
 address registers/address organization in 3-5
 addressing modes 3-9
 block diagram 3-2
 data registers 3-4
 data organization 3-5
 development support 3-18
 exception 4-55
 exception processing 3-16
 generated message encoding 3-26
 instructions 3-10
 LPSTOP 3-15
 MOVEC 3-7
 MOVES 3-7
 special control instructions 3-15
 table lookup and interpolate (TBL) 3-15
 unimplemented MC68020 instructions 3-10
 loop mode 3-15
 memory organization 3-7
 processing states 3-9
 reference manual 3-1
 register
 model 3-3
 registers 3-2
 alternate function code registers (SFC/DFC) 3-7
 condition code register (CCR) 3-6, 4-70
 control registers 3-6
 program counter (PC) 3-1
 stack pointer (SP) 3-1
 status register (SR) 3-6
 vector base register (VBR) 3-7
 virtual memory 3-9
CPUD 4-66, 4-67
CRCERR 7-31
CSBARBT 4-79
CSBOOT 4-65, 4-73, 4-75, 4-78, 4-80, 4-86
 reset values 4-87
CSE 4-65, 4-68, 4-69, 4-88
CSM 4-65, 4-68
CSPAR 4-65
CWP 5-44
Cyclic redundancy check error (CRCERR) 7-31

–D–

DAC 5-1
DASM
 block diagram 13-24
 changing mode 13-25, 13-26
 clock divide ratio 13-33
 coherency 13-25–13-28



- configuring the output buffer 13-36
 - counter 13-33
 - DASMA — DASM data register A 13-37
 - DASMB — DASM data register B 13-38
 - DASMSIC — DASM status/interrupt/control register 13-35
 - disable (DIS) mode 13-26
 - effect of reset on output flip-flop 13-30
 - flag clearing mechanism 13-36
 - forcing an output compare 13-36
 - freeze 13-34
 - input capture (IC) mode 13-28
 - input period measurement (IPM) mode 13-27
 - input pin 13-24
 - input pin logic level 13-36
 - interrupts 13-34
 - minimum pulse width 13-24
 - modes of operation 13-25
 - multiple DASM s 13-35
 - output compare (OCA and OCAB) modes 13-29
 - output frequencies and resolutions 13-34
 - output pin 13-25
 - output port bit operation 13-31
 - output pulse width modulation (OPWM) mode 13-32
 - output pulse width modulation example 13-33
 - pulse width measurement (IPWM) mode 13-26
 - pulse width measurement example 13-27
 - registers
 - data register A (DASMA) 13-37
 - data register B (DASMB) 13-38
 - status/interrupt
 - control register (DASMSIC) 13-35
 - reserved register 13-35
 - selecting the input capture edge sensitivity 13-37
 - selecting the mode of operation 13-37
 - selecting the time base bus 13-36
 - single output compare 13-31
 - single shot output pulse 13-30
 - single-shot output pulse example 13-31
 - spurious interrupts 13-25
 - DASMA 13-37
 - DASMA — DASM data register A 13-37
 - DASMB 13-38
 - DASMB — DASM data register B 13-38
 - DASMSIC 13-35
 - DASMSIC — DASM status/interrupt/control register 13-35
 - DATA 4-32
 - Data
 - and size acknowledge (\overline{DSACK}). *See* \overline{DSACK} 4-25
 - bus
 - mode select conditioning circuits
 - alternate 4-64
 - preferred 4-63
 - mode selection 4-62
 - signals (DATA) 4-32
 - field for RX/TX frames (TOUCAN) 7-5
 - frame 6-50
 - multiplexer 4-37
 - strobe (\overline{DS}). *See* \overline{DS} 4-34
 - types 3-4
 - DBcc 3-16
 - DCNR 8-18
 - DDRAB 4-64, 4-89
 - DDRE 4-89
 - DDRF 4-92
 - DDRG 4-94
 - DDRH 4-94
 - DDRQA 5-35, 5-37
 - DDRQS 6-9, 6-33, 6-37
 - Delay
 - after transfer (DT) 6-23, 6-35
 - before SCK (DSCKL) 6-18
 - Designated CPU space 4-34
 - DFC 3-7
 - Digital
 - control section
 - contents 5-1, 5-14–5-29
 - input
 - /output port (PQA) 5-4
 - port (PQB) 5-4
 - to analog converter (DAC) 5-14
 - DIO D-37
 - Disable TPU2 pins field (DTPU) 8-19
 - Disabled mode 5-18
 - Discrete input/output (DIO) D-37
 - parameters D-38
 - DIV2 8-19
 - DIV8 clock 8-7
 - Divide by two control field (DIV2) 8-19
 - Double
 - buffered 6-53, 6-54
 - bus fault 3-21, 4-48
 - row header 3-26
 - double buffer 13-40, 13-41
 - DRVA, DRV B
 - bits in MCSMSIC 13-13
 - \overline{DS} 4-51, 4-62
 - \overline{DS} 4-49, 4-50
 - \overline{DSACK} 4-25, 4-32, 4-35, 4-39, 4-72, 4-73, 4-75, 4-78, 4-80, 4-84
 - external/internal generation 4-42
 - option fields 4-42
 - signal effects 4-36
 - \overline{DSACK} 4-43
 - assertion results 4-47
 - DSCK 6-23
 - DSCKL 6-18
 - DSCLK 3-25
 - DSCR 8-12
 - DSSR 8-13
 - DT 6-23
 - DTL 6-18
 - DTPU 8-19
 - Dynamic bus sizing 4-36
- E–
- ECLK 4-65
 - output timing diagram E-9
 - timing diagram E-19



- EDOUT - bit in SICA 13-22
- EMPTY 7-5
- EMU 8-4, 8-11
- Emulation
 - control (EMU) 8-11
 - support 8-4
- Emulation mode
 - selection 4-69
- Emulator chip select ($\overline{\text{CSE}}$) 4-69
- Encoded
 - one of three channel priority levels (CH) 8-17
 - time function for each channel (CHANNEL) 8-15
 - type of host service (CH) 8-17
- Ending queue pointer (ENDQP) 6-19
- End-of-
 - frame (EOF) 7-16
- End-of-queue condition 5-47
- ENDQP 6-19, 6-24
- Entry
 - table bank select field (ETBANK) 8-19
- EOF 7-16
- EOQ 5-17
- ERRINT 7-32
- Error
 - conditions 6-55
 - counters 7-9
 - interrupt (ERRINT) 7-32
- ESTAT 7-31
- ETBANK 8-19
- ETRIG 5-5
- event counter
 - FCSM 13-6
 - MCSM 13-11
- Event timing 8-3
- Exception
 - instruction (RTE) 4-49
 - processing 3-16, 4-55
 - sequence 3-18
 - types of exceptions 3-18
 - vectors 3-16
 - exception vector assignments 3-17
 - vector 4-55, 8-5
- EXT 4-56
- EXTAL 4-57, 4-69
- Extended message format 7-1
 - frames 7-5
- External
 - bus
 - arbitration 4-50
 - interface (EBI) 4-1, 4-31
 - bus control signals 4-32
 - clock input timing diagram E-9
 - digital supply pin 5-6
 - multiplexing 5-9
 - reset (EXT) 4-56
 - trigger pins 5-5
 - trigger single-scan mode 5-20
- Externally
 - multiplexed mode (MUX) 5-38
- FAR 3-23
- Fast
 - termination
 - read cycle timing diagram E-12
 - write cycle timing diagram E-13
 - termination cycles 4-38, 4-41
- Fast quadrature decode TPU function (FQD) D-28
 - parameters
 - primary channel D-29
 - secondary channel D-30
- FASTREF 4-6, 4-60
- Fault confinement state (FCS) 7-10, 7-32
- FC 4-34
- FCS 7-10, 7-32
- FCSM
 - block diagram 13-5
 - clock sources 13-6
 - counter 13-5
 - counter overflow 13-8
 - counter register 13-9
 - driving the time base bus 13-8
 - effect of reset 13-5
 - event counter 13-6
 - flag clearing 13-8
 - freeze 13-6
 - input pin - CTMC 13-6, 13-8
 - interrupts 13-6
 - maximum external clock frequency 13-6, 13-8
 - registers
 - status/interrupt
 - control register (FCSMSIC) 13-7
 - reserved registers 13-7
 - selecting the clock source 13-8
 - setting the interrupt level 13-8, 13-36
 - using multiple FCSMs 13-7
- FCSMCNT 13-9
- FCSMSIC 13-7
- FE 6-49, 6-55
- Final sample time 5-12
- FLAG
 - bit in DASMSIC 13-36
 - bit in SICA 13-21
- FORCE - bit in SICA 13-21
- FORMERR 7-31
- FPSCK 8-19
- F_{QCLK} 5-25
- FQD D-28
- FQM D-10
- Frame 6-50
 - size 6-55
- Frames
 - overload 7-16
 - remote 7-16
- Framing error (FE) flag 6-49, 6-55
- FREEZ ACK 7-17
- FREEZE
 - assertion response (FRZ)
 - QADC 5-7, 5-35, 11-4



- QSM 6-5
- SCIM2 4-5
- TPU 8-12
 - bus monitor (FRZBM) 4-3
 - software enable (FRZSW) 4-3
- FREEZE (internal signal) 5-48
- f_{ref} 4-6, 4-22, 4-57
- Frequency measurement (FQM) D-10
 - parameters D-11
- FRZ 5-7, 5-35, 7-11, 8-12, 11-4
- FRZACK 7-11
- FRZBM 4-3
- FRZSW 4-3
- f_{sys} 4-6
- F-term encoding 4-42
- FULL 7-5
- Fully (16-bit) expanded mode 4-66
- Function
 - library for TPU 8-4
- Function code (FC) signals 4-34, 4-42

—G—

- General-purpose I/O ports 4-87
- glitches 13-47
- Global registers 5-34

—H—

- Hall effect decode (HALLD) D-19
 - parameters D-20
- HALLD D-19
- HALT 6-20, 7-11
- HALT 4-25, 4-35, 4-39, 4-50
- HALT 4-49, 4-50
 - assertion results 4-47
- Halt
 - acknowledge flag (HALTA) 6-21
 - monitor 4-25
 - enable (HME) 4-25, 4-26
 - reset (HLT) 4-56
 - operation 4-49
 - negating/reasserting 4-49
 - QSPI (HALT) 6-20
- HALTA 6-21
- HALTA and MODF Interrupt Enable (HMIE) 6-41
- HALTA/MODF interrupt enable (HMIE) bit 6-20
- Handshaking 4-38
- Hang on T4 (HOT4) 8-12
- Hardware breakpoints 4-43
- HLT 4-56
- HME 4-25, 4-26
- HMIE 6-20
- HOT4 8-12
- HSQR 8-15
- HSSR 8-16

—I—

- I/O port operation 5-8
- IACK 4-71, 13-52

- IARB
 - TouCAN 7-25
 - TPU 8-5, 8-12
- IARB3
 - bit in MCSMSIC 13-13
 - bit in SICA 13-21
- ID
 - Extended (IDE) field 7-6
 - HIGH field 7-6
 - LOW field 7-6
- IDE 7-6
- Identifier (ID) 7-1
 - bit field 7-6
- IDLE 6-48, 6-55, 7-32
- Idle
 - CAN status (IDLE) 7-32
 - frame 6-50
 - line
 - detect type (ILT) 6-46
 - detected (IDLE) 6-48, 6-55
 - detection process 6-55
 - interrupt enable (ILIE) 6-46, 6-56
 - type (ILT) bit 6-55
- IEN - bit in SICA 13-21
- IFETCH 4-66, 4-67
- IFLAG 7-33
- IL[2:0]
 - bits in SICA 13-21
- ILIE 6-46, 6-56
- ILSCI 6-8
- ILT 6-46, 6-55
- IMASK 7-33
- IMB 5-1, 5-24
- IN
 - bit in SICA 13-21
- Information processing time (IPT) 7-9
- Initial sample time 5-12
- Input
 - sample time (IST) 5-28, 5-49
- input capture
 - SASM IC mode 13-17
- input pins
 - DASM 13-24
 - FCSM 13-6, 13-8
 - MCSM 13-11, 13-13
 - SASM 13-16
- Interchannel communication 8-4
- Intermission 7-16
- Intermodule bus (IMB) 5-1
- Internal
 - bus
 - error (BERR) 4-25, 4-26
 - monitor 4-25
- Interrupt
 - acknowledge and arbitration 4-71
 - arbitration 4-4, 6-6
 - IARB field
 - TouCAN 7-25
 - TPU 8-5, 8-12
 - exception processing 4-70



- priority
 - and recognition 4-70
 - mask (IP) field 3-6, 4-70, 6-6, 8-5
 - processing summary 4-73
 - vector
 - number 6-6
- interrupt acknowledge - see IACK
- interrupt arbitration number 13-52
- Interrupt Level of SCI (ILSCI) 6-8
- Interrupts
 - QADC 5-29
 - SCIM2 4-70
 - TOUCAN 7-19
 - TPU 8-5
- interrupts
 - DASM 13-34
 - FCSM 13-6
 - MCSM 13-11
 - PWMSM 13-42
 - SASM 13-17, 13-18, 13-19
 - setting the priority level 13-52
 - spurious interrupt vector 13-52
 - vector base number 13-51
- Inter-transfer delay 6-14
- Invalid channel number 5-49
- IP 6-6, 8-5
- IPIPE 4-66, 4-67
- IPT 7-9
- IRQ 8-5
- IRQ7 4-70, 4-71
- IST 5-28, 5-49

-L-

- LBUF 7-28
- Least significant bit (LSB) 5-14
- Length of delay after transfer (DTL) 6-18
- Limp status (SLIMP) 4-23
- LJSRR 5-51
- loading the MCSM counter register 13-10
- LOC 4-56
- Lock
 - /release/busy mechanism 7-15
- Loop
 - mode 3-15
 - (LOOPS) 6-46
 - instruction sequence 3-16
- LOOPQ 6-20
- LOOPS 6-46
- LOSCD 4-22, 4-23
- Loss
 - of reference signal 4-22
 - of-clock oscillator (LOSCD) 4-23
- Loss of clock reset (LOC) 4-56
- Low power stop (LPSTOP)
 - CPU32 3-15
 - QADC 5-6
 - QSM 6-5
- Lowest buffer transmitted first (LBUF) 7-28
- Low-power
 - broadcast cycle 4-46

- CPU space cycle 4-46
- interrupt mask level 4-46
- operation 4-20
- stop mode enable (STOP)
 - QADC 5-35
 - SCIM2 4-30
 - TPU 8-11
- LPSTOP 3-15, 4-21, 4-30
 - flowchart 4-22
- LR 8-18
- LSB 3-4, 5-14

-M-

- M 6-46, 6-51
- M6800 bus E clock signal 4-65
- M68000 family
 - compatibility 3-15
 - development support 3-19
- Mask
 - examples for normal/extended messages 7-8
 - registers (RX) 7-7
- Master
 - /slave mode select (MSTR) 6-17
- maximum external clock frequency
 - FCSM 13-6, 13-8
 - MCSM 13-11, 13-13
- MC68010 3-15
- MC68020 3-10, 3-15
- MCPWM D-21
- MCSM
 - as free-running counter 13-11
 - block diagram 13-9
 - clock input pin - CTMC 13-11, 13-13
 - clocks 13-11
 - counter 13-10
 - counter overflow 13-13
 - counter register 13-14
 - driving the time base bus 13-13
 - effect of reset 13-10
 - event counter 13-11
 - flag clearing 13-13
 - freeze 13-12
 - input pin - CTML 13-11
 - interrupts 13-11
 - loading the counter register 13-10
 - maximum external clock frequency 13-11, 13-13
 - MCSMCNT — MCSM counter register 13-14
 - MCSMML — MCSM modulus latch register 13-14
 - MCSMSIC — MCSM status/interrupt/control register 13-12
 - modulus latch 13-10
 - modulus latch register 13-14
 - modulus load input pin - CTML 13-13
 - reserved registers 13-12
 - selecting CTML edge sensitivity 13-13
 - selecting the clock source 13-13
 - selecting the time base bus 13-11
 - setting the interrupt level 13-13
 - status/interrupt register 13-12
- MCSMCNT 13-14



MCSMCNT — MCSM counter register 13-14
MCSMML 13-14
MCSMML — MCSM modulus latch register 13-14
MCSMSIC 13-12
MCSMSIC — MCSM status/interrupt/control register 13-12
MCU
 basic system 4-33
Memory
 CPU32 organization 3-7
 virtual 3-9
Message
 buffer
 address map 7-23
 code for RX/TX buffers 7-5
 deactivation 7-13
 structure 7-3
 format error (FORMERR) 7-31
Mid-analog supply voltage 5-14
minimum pulse width
 DASM 13-24
 PWMSM 13-44
Misaligned operand 4-37
MISO 6-33, 6-37
MM 4-3, 4-4
MODE 4-81
Mode
 fault flag (MODF) 6-21, 6-26
 select (M) 6-46
Mode Fault Flag (MODF) 6-41
MODE1, MODE0 - bit in SICA 13-22
Modes
 disabled 5-18
 reserved 5-18
 scan. See Scan modes
modes of operation
 DASM 13-25
 DASM disable mode 13-26
 DASM period measurement mode 13-27
 DASM pulse width measurement mode 13-26
 event counting mode 13-6, 13-11
 input capture 13-17, 13-28
 output compare 13-17, 13-29
 output compare and toggle 13-18
 output port 13-18
 pulse width modulation 13-32
 STOP mode 13-50
 test mode 13-52
MODF 6-21, 6-26, 6-41
Module
 mapping (MM) bit 4-3
Modulus
 counter 6-51
modulus latch 13-10
MOSFET 4-64
MOSI 6-33, 6-37
Most significant bit (MSB) 5-14
MQ1 5-39
MQ2 5-41
MSB 3-4, 5-14

MSTR 6-17
Multichannel pulse-width modulation (MCPWM) D-21
 parameters
 master mode D-22
 slave channel A
 inverted center aligned mode D-26
 non-inverted center aligned mode D-24
 slave channel B
 inverted center aligned mode D-27
 non-inverted center aligned mode D-25
 slave edge-aligned mode D-23
Multimaster operation 6-26
Multiphase motor commutation (COMM) D-17
 parameters D-18, D-19
multiple DASMs 13-35
Multiple end-of-queue 5-17
multiple FCSMs 13-7
multiple SASMs 13-19
Multiplexed analog inputs 5-5
MUX 5-8, 5-38

—N—

N (negative) flag 3-6
New
 queue pointer value (NEWQP) 6-19
New input capture/transistion counter (NITC) D-15
 parameters D-16
NEWQP 6-19, 6-24
NF 6-49, 6-55
NITC D-15
Noise
 error flag (NF) 6-49
 errors 6-55
 flag (NF) 6-55
 reduction 4-4
Non-maskable interrupt 4-71
NOT ACTIVE 7-5
Not ready (NOTRDY) 7-21
NOTRDY 7-17, 7-21

—O—

OC D-33
On-chip breakpoint hardware 3-27
OP (1 through 3) 4-36
Opcode tracking 3-26
open-drain 13-30, 13-34, 13-36
Operand
 alignment 4-37
 byte order 4-37
 destination 3-4
 misaligned 4-37
 source 3-4
 transfer cases 4-37
Operating
 configuration out of reset 4-60
 mode selection 4-60
OR 6-48
output compare
 SASM OC mode 13-17



- Output compare (OC) D-33
 - parameters D-34
- output compare and toggle
 - SASM OCT mode 13-18
- output flip-flop
 - effect of reset 13-15, 13-30, 13-40
- output pins
 - DASM 13-25
 - PWMSM 13-39
- outputs
 - SASM OP mode 13-18
- Overload frames 7-16
- OVERRUN 7-5
- Overflow error (OR) 6-48

-P-

- P 5-49
- Parameter RAM
 - address map 8-21
- Parity
 - (PF) flag 6-55
 - checking 6-52
 - enable (PE) 6-46
 - error (PF) bit 6-49
 - errors 6-55
 - type (PT) 6-46
 - type (PT) bit 6-52
- Pause (P) 5-15, 5-49
- PCBK 8-13
- PCC 3-23
- PCS 6-23
 - to SCK delay (DSCK) 6-23
- PCS0/ \overline{SS} 6-38
- PCS3-PCS0/SS 6-41
- PE 6-46
- PEPAR 4-89
- Period
 - /pulse-width accumulator (PPWA) D-31
 - parameters D-32
- period register values
 - PWMSM 13-44
- Periodic
 - /interval timer 5-29
 - interrupt
 - modulus counter 4-29
 - priority 4-30
 - request level (PIRQL) 4-31
 - timer 4-28
 - components 4-28
 - interrupt priority and vectoring 4-29
 - modulus (PITM field) 4-29, 4-31
 - PIT period calculation 4-29
 - vector (PIV) 4-31
 - timer prescaler (PTP) 4-31
 - timer prescaler control (PTP) 4-29
- Peripheral
 - breakpoints 3-21
 - chip-selects (PCS) 6-23, 6-36
- Peripheral Chip-Select 3-0/Slave Select (PCS3-PCS0/SS) 6-41

- PF 6-49, 6-55
- PF1 5-43
- PF2 5-43
- PFIVR 4-93
- PFLVR 4-93
- PFPAR 4-92
- Phase buffer segment 1/2 (PSEG1/2) bit field 7-29
- PICR 4-30
- PIE1 5-39
- PIE2 5-41
- Pin
 - associations with basic configuration options 4-60
 - reset states 4-58
- PIRQL 4-31
- PITM 4-29, 4-31
- PITR 4-29, 4-31
- PIV 4-31
- PLL 4-57
- Pointer 6-15
- POR 4-57
- Port
 - A 4-88
 - data register (PORTA) 4-88
 - B 4-88
 - data register (PORTB) 4-88
 - C
 - data register (PORTC) 4-78
 - E 4-88
 - F 4-90
 - block diagram 4-91
 - edge-detect interrupt level register (PFLVR) 4-90
 - edge-detect interrupt vector register (PFIVR) 4-90
 - G 4-93
 - data register (PORTG) 4-94
 - H 4-94
 - data direction register (DDRH) 4-94
 - data register (PORTH) 4-94
 - size 4-77
- PORTA 4-88
- PORTB 4-88
- PORTE 4-89
- PORTF0/1 4-91
- PORTFE 4-93
- PORTG 4-94
- PORTH 4-94
- PORTQA 5-35, 5-36, 5-51
- PORTQB 5-35, 5-36
- PORTQS 6-9
- POW 4-56
- Power
 - on reset (POR) 4-57
 - up reset (POW) 4-56
- PPWA D-31
- PQA 5-8
- PQB 5-4, 5-9
- PQSPAR 6-9, 6-33, 6-37
- Prescaler 5-26
 - clock
 - (PSCK) 8-11
 - high time (PSH) 5-38



- low time (PSL) 5-38
- clock high time (PSH) 5-26
- clock low time (PSL) 5-26
- control
 - for TCR1 8-5
 - for TCR2 8-7
- divide
 - factor field 7-29
 - register (PRES DIV) 7-9, 7-28
- prescaler, switching on and off. 13-54
- PRES DIV (bit field) 7-29
- PRES DIV (register) 7-9, 7-28
- Program counter (PC) 3-1, 3-6
- Programmable
 - channel service priority 8-4
 - transfer length 6-14
- Programmable time accumulator (PTA) D-3
 - parameters D-4
- Propagation segment time (PROPSEG) 7-28
- PROPSEG 7-11, 7-28
- PSCK 8-11
- PSEG1 7-29
- PSEG2 7-9, 7-11, 7-29
- PSEGS1 7-11
- PSH 5-26, 5-38
- PSL 5-26, 5-38
- PT 6-46, 6-52
- PTA D-3
- PTP 4-31
- Pulse-width modulation (PWM) D-35
 - parameters D-36, D-43
- PWM D-35
 - registers
 - counter register (PWMC) 13-49
 - period register (PWMA) 13-48
 - pulse width register (PWMB) 13-49
- PWMA 13-48
- PWMA — PWM period register 13-48
- PWMB 13-49
- PWMB — PWM pulse width register 13-49
- PWMC 13-49
- PWMC — PWM counter register 13-49
- PWMSIC — Status, interrupt and control register 13-45
- PWMSM
 - block diagram 13-39
 - clock rate selection 13-48
 - clock selection 13-40
 - coherency 13-42
 - comparators 13-40
 - counter 13-40
 - effect of reset on counter 13-40
 - effect of reset on output flip-flop 13-40
 - enabling and disabling the PWMSM 13-47
 - freeze 13-42
 - frequency 13-42, 13-43
 - interrupts 13-42
 - maximum duty cycle 13-41
 - minimum pulse width 13-44
 - output flip-flop 13-39, 13-41
 - output pin 13-39

- output pulse width 13-41
- period registers 13-40
- pulse width 13-42, 13-44
- pulse width register values 13-44
- pulse width registers 13-41
- PWMA — PWM period register 13-48
- PWMB — PWM pulse width register 13-49
- PWMC — PWM counter register 13-49
- PWMSIC — Status, interrupt and control register 13-45
- reinitialization 13-46
- resolution 13-42
- selecting the counter clock source 13-47
- selecting the output pin polarity 13-48
- setting the polarity of the output signal 13-47

—Q—

- QACR0 5-37
- QACR1 5-38
- QACR2 5-40
- QADC
 - conversion characteristics (operating) E-29
 - electrical characteristics (operating)
 - DC E-28
 - features 5-2
 - maximum ratings E-28
 - pin functions diagram 5-2
 - registers
 - interrupt register (QADCINT) 5-34
 - module configuration register (QADCMCR) 5-6, 5-34, 11-4
 - port
 - A data register (PORTQA) 5-35
 - B data register (PORTQB) 5-35
 - data direction register (DDRQA) 5-35
 - status register 1 (QASR1) 5-44
- QADC64
 - registers
 - control register 0 (QACR0) 5-37
 - control register 1 (QACR1) 5-38
 - control register 2 (QACR2) 5-40
 - conversion command word table (CCW) 5-48
 - interrupt register (QAD64CINT) 5-36
 - left justified, signed result register (LJSRR) 5-51
 - module configuration register (QADC64MCR) 5-35
 - port
 - A data register (PORTQA) 5-35
 - B data register (PORTQB) 5-35
 - QB data register (PORTQB) 5-36
 - PORTQA data direction register (DDRQA) 5-37
 - PORTQA data register (PORTQA) 5-36
 - right justified, unsigned result register (RJURR) 5-51
 - status register 0 (QASR0) 5-43
- QADC64INT 5-36
- QADC64MCR 5-35
- QADCINT 5-34
- QADCMCR 5-6, 5-34, 11-4
- QASR 5-42



- QASR0 5-43
 - QASR1 5-44
 - QCLK 5-24
 - frequency 5-25
 - QDDR 6-12, 6-41
 - QOM D-5
 - QPAR 6-10
 - QPDR 6-10, 6-41
 - QS 5-44
 - QSM
 - pin function 6-10
 - QSPI 6-13
 - operating modes 6-26
 - operation 6-24
 - RAM 6-21
 - registers
 - pin control registers 6-8
 - port QS
 - data direction register (DDRQS) 6-9
 - data register (PORTQS) 6-9
 - QSPI
 - control register 0 (SPCR0) 6-16
 - control register 1 (SPCR1) 6-18
 - control register 2 (SPCR2) 6-18
 - control register 3 (SPCR3) 6-19
 - status register (SPSR) 6-19
 - SCI
 - control register 0 (SCCR0) 6-45
 - control register 1 (SCCR1) 6-45
 - data register (SCDR) 6-49
 - status register (SCSR) 6-47
 - SCI 6-41
 - operation 6-50
 - pins 6-50
 - registers 6-44
 - QSM Data Direction Register (QDDR) 6-12, 6-41
 - QSM Pin Assignment Register (QPAR) 6-10
 - QSM Port Data Register (QPDR) 6-10, 6-41
 - QSPI 6-13
 - block diagram 6-14
 - enable (SPE) 6-18
 - finished flag (SPIF) 6-21
 - initialization operation 6-27
 - loop mode (LOOPQ) 6-20
 - master operation flow 6-28
 - operating modes 6-26
 - master mode 6-26, 6-33
 - wraparound mode 6-37
 - slave mode 6-26, 6-37
 - operation 6-24
 - peripheral chip-selects 6-36
 - RAM 6-21, 6-22
 - command RAM 6-22
 - receive RAM 6-22
 - transmit RAM 6-22
 - timing
 - master E-21
 - slave E-22
 - QSPI Enable (SPE) 6-41
 - QSPI Status Register (SPSR) 6-41
 - Quad-word data 3-4
 - Queue 5-15
 - pointers
 - completed queue pointer (CPTQP) 6-24
 - end queue pointer (ENDQP) 6-24
 - new queue pointer (NEWQP) 6-24
 - status (QS) 5-44
 - Queue 1
 - completion
 - flag (CF1) 5-43
 - interrupt enable (CIE1) 5-39
 - operating mode (MQ1) 5-39
 - pause
 - flag (PF1) 5-43
 - interrupt enable (PIE1) 5-39
 - single-scan enable (SSE1) 5-39
 - trigger overrun (TOR1) 5-43
 - Queue 2
 - completion
 - flag (CF2) 5-43
 - interrupt enable (CIE2) 5-41
 - operating mode (MQ2) 5-41
 - pause
 - flag (PF2) 5-43
 - interrupt enable (PIE2) 5-41
 - resume (RES) 5-41
 - single-scan enable bit (SSE2) 5-41
 - trigger overrun (TOR2) 5-43
 - Queued
 - analog-to-digital converter. See QADC 5-1
 - serial
 - peripheral interface (QSPI) 6-13
 - Queued output match TPU function (QOM) D-5
 - parameters D-6
- R-
- R/ \overline{W} 4-4, 4-5, 4-34, 4-39, 4-42, 4-62, 4-66
 - field 4-81
 - RAF 6-48
 - RAMBAH, RAMBAL 11-5
 - RASP
 - encoding 11-4
 - RC
 - oscillator 4-22
 - RDRF 6-48, 6-55
 - RE 6-44, 6-46, 6-54
 - Read
 - /write signal (R/ \overline{W}). See R/ \overline{W} 4-34
 - cycle 4-40
 - flowchart 4-40
 - timing diagram E-10
 - system register command (RSREG) 3-22
 - Receive
 - data
 - register full (RDRF) 6-48
 - error status flag (RXWARN) 7-32
 - RAM 6-22
 - time sample clock (RT) 6-51, 6-54
 - Receiver
 - active (RAF) 6-48



- data register (RDRF) flag 6-55
- enable (RE) 6-46, 6-54
- interrupt enable (RIE) 6-46
- wakeup (RWU) 6-47, 6-56
- Receiver Enable (RE) 6-44
- Reception of transmitted frames 7-13
- Registers 5-51
- Remote
 - frames 7-16
 - transmission request (RTR) 7-5, 7-6
- RES 5-41
- Reserved
 - channel number 5-49
 - mode 5-18
- RESET 3-20, 4-6, 4-52, 4-56, 4-57, 4-58, 4-59, 4-60, 4-62, 4-64, 4-67, 4-69, 4-88
- Reset
 - configuration for M68HC16 R-series memory modules 4-67
 - enable (RSTEN) 4-23
 - exception processing 4-55
 - mode selection
 - timing diagram E-16
 - operation in SCIM2 4-52
 - source summary 4-55
 - states of pins assigned to other MCU modules 4-59
 - status register (RSR) 4-23, 4-25, 4-56
 - timing 4-56
- resets
 - effect on FCSM counter 13-5
 - effect on MCSM 13-10
 - effect on output flip-flop 13-40
 - effect on PWMSM counter 13-40
- Resistor-divider chain 5-14
- Resolution time 5-12
- Result word table 5-1, 5-15, 5-51
- Resynchronization jump width (RJW) bit field 7-29
- Retry operation 4-49
- RIE 6-46
- RJURR 5-51
- RJW 7-11, 7-29
- ROM
 - registers
 - module configuration register (ROMMCR) 12-3
 - ROM module configuration register 12-3
 - ROMBS0–ROMBS3 — ROM bootstrap information words 12-7
- ROM base address register (ROMBAH, ROMBAL)
 - ROMBAH, ROMBAL — ROM base address register 12-5
- ROM module configuration register 12-3
- ROM module configuration register (ROMMCR) 12-3
- ROMBS0–ROMBS3 — ROM bootstrap information words 12-7
- RPC 3-23
- RSR 4-23, 4-25
- RSREG 3-22
- RSTEN 4-23
- RT 6-54
- RTE 4-49

- RTR 7-5, 7-6, 7-16
- RWD 4-66, 4-67
- RWU 6-47, 6-56
- RX

- Length 7-5
- RX14MSKHI 7-30
- RX14MSKLO 7-30
- RX15MSKHI 7-31
- RX15MSKLO 7-31
- RXECTR 7-34
- RXGMSKHI 7-30
- RXGMSKLO 7-30
- RXWARN 7-32

–S–

- S0 6-7
- SAMP 7-28
- Sample amplifier bypass (BYP) 5-49
- Sampling mode (SAMP) 7-28
- SAR 5-14
- SASM
 - block diagram 13-15
 - capturing the time base bus value 13-17
 - changing mode 13-17
 - channel A block diagram 13-16
 - channel interrupt priority 13-19
 - clearing flags 13-17, 13-18, 13-19
 - data register A 13-22
 - data register B 13-23
 - effect of reset on output flip-flop 13-15
 - enabling interrupts 13-21
 - flag clearing 13-16, 13-21
 - forcing an output compare 13-18
 - freeze 13-19
 - IC mode 13-17
 - input pin 13-16
 - interrupts 13-17, 13-18, 13-19
 - modes of operation 13-16
 - multiple SASMs 13-19
 - OC mode 13-17
 - OCT mode 13-18
 - OP mode 13-18
 - output flip-flop 13-16, 13-17, 13-18, 13-19
 - SDATA — SASM data register A 13-22
 - SDATB — SASM data register B 13-23
 - selecting input capture edge sensitivity 13-22
 - selecting the mode of operation 13-22
 - selecting the time base bus 13-21
 - setting the interrupt level 13-21
 - SICA — SASM status/interrupt/control register A 13-20
 - SICB — SASM status/interrupt/control register B 13-22
 - simultaneous interrupts 13-21
 - spurious interrupts 13-17
 - status/interrupt control register A 13-20
 - status/interrupt control register B 13-22
 - time base bus 13-18
 - vectors, vector numbers 13-19
- SBK 6-47, 6-53



Scan modes
 single-scan modes
 external trigger 5-20

SCBR 6-45

SCCR0 6-45

SCCR1 6-45

SCDR 6-49

SCI 6-33, 6-41
 baud
 clock 6-51
 rate (SCBR) 6-45
 equation 6-45
 idle-line detection 6-55
 internal loop 6-57
 operation 6-50
 parity checking 6-52
 pins 6-50
 receiver
 block diagram 6-43
 operation 6-54
 wakeup 6-56
 registers 6-44
 SCCR0 6-44
 SCCR1 6-44
 SCI Baud Rates 6-52
 SCI SUBMODULE 6-12
 SCSR 6-44
 transmitter
 block diagram 6-42
 operation 6-52

SCI Control Register 0 (SCCR0) 6-44

SCI Control Register 1 (SCCR1) 6-44

SCI Status Register (SCSR) 6-44

SCIM
 clock synthesizer control register 4-14
 module configuration register 4-2

SCIM2
 block diagram 4-2
 bus operation 4-38
 chip-select 4-73
 clock signal (SCIMCLK) 4-21
 external bus interface (EBI) 4-31
 general-purpose I/O ports 4-87
 halt monitor 4-26
 interrupts 4-70
 operating modes 4-1
 periodic interrupt timer 4-28
 block diagram (with software watchdog) 4-27
 pin reset states 4-58
 registers
 chip-select
 base address
 registers (CSBAR) 4-78
 option
 registers (CSOR) 4-80
 pin assignment registers (CSPAR) 4-75
 clock synthesizer control register (SYNCR) 4-14
 module configuration register (SCIMCR) 4-2, 4-4
 periodic interrupt
 control register (PICR) 4-30
 timer register (PITR) 4-29, 4-31

port A
 data register (PORTA) 4-88
 port A/B data direction register (DDRAB) 4-88, 4-89

port B
 data register (PORTB) 4-88

port C data register (PORTC) 4-78

port E
 data direction register (DDRE) 4-89
 data register (PORTE) 4-89
 pin assignment register (PEPAR) 4-89

port F
 data direction register (DDRF) 4-92
 data registers (PORTF) 4-91
 edge-detect flag register (PORTFE) 4-93
 edge-detect interrupt level register (PFLVR) 4-90, 4-93
 edge-detect interrupt vector register (PFIVR) 4-90, 4-93
 pin assignment register (PFPAR) 4-92

port G
 data direction register (DDRG) 4-94
 data register (PORTG) 4-94

port H
 data direction register (DDRH) 4-94
 data register (PORTH) 4-94
 software service register (SWSR) 4-28

system
 protection control register (SYPCR) 4-24

reset 4-52

software watchdog 4-26

spurious interrupt monitor 4-26

system
 clock 4-5
 protection 4-23

SCIMCLK 4-21

SCIMCR 4-2, 4-4

SCIMMCR 4-2, 4-14

SCK 6-10, 6-32, 6-37
 actual delay before SCK (equation) 6-35
 baud rate (equation) 6-34

S-clock 7-9

SCSR 6-47

SDATA 13-22

SDATA — SASM data register A 13-22

SDATB 13-23

SDATB — SASM data register B 13-23

Send break (SBK) 6-47, 6-53

Serial
 clock baud rate (SPBR) 6-17
 communication interface (SCI) 6-41
 formats 6-51
 interface 3-24
 mode (M) bit 6-51
 shifter 6-53

Serial Clock (SCK) 6-10

Service
 request breakpoint flag (SRBK) 8-13

SFC 3-7



SGLR 8-18
SHEN 4-3, 4-51
Show cycle
 enable (SHEN) 4-3, 4-5, 4-51
 operation 4-51
 timing diagram E-15
SICA 13-20
SICA — SASM status/interrupt/control register A 13-20
SICB 13-22
SICB — SASM status/interrupt/control register B 13-22
SIGHI
 SIGHI — ROM signature high register 12-6
SIGHI — ROM signature high register 12-6
SIGLO
 SIGLO — ROM signature low register 12-6
SIGLO — ROM signature low register 12-6
Single
 -chip
 mode 4-64, 4-65
SIZ 4-34, 4-37, 4-51, 4-52
Size signals (SIZ) 4-34
 encoding 4-34
Slave Select (SS) 6-41
Slave select signal (\overline{SS}) 6-37, 6-38
SLIMP 4-23
SOF 7-9
Soft reset control field (SOFT_RST) 8-19
SOFT_RST 8-19
SOFT_RST 7-11
Software
 breakpoints 4-43
 service register (SWSR) 4-26
 watchdog 4-26
 block diagram 4-27
 enable (SWE) 4-26
 prescale (SWP) 4-26
 ratio of SWP and SWT bits 4-27
 timeout period calculation 4-27
 timing field (SWT) 4-26
Software watchdog
 enable (SWE) 4-24
 prescale (SWP) 4-24
 reset (SW) 4-56
 timing field (SWT) 4-24
SPACE (address space select) 4-82
SPBR 6-17
SPCR0 6-16
SPCR1 6-18
SPCR2 6-18
SPCR3 6-19
SPE 6-18, 6-41
SPI 3-25
 finished interrupt enable (SPIFIE) 6-19
 TSBD 6-7
SPI Test Scan Path Select (TSBD) 6-7
SPIF 6-21
SPIFIE 6-19
SPSR 6-19, 6-41
Spurious interrupt exception 4-71
SPWM D-39

SR 3-6
SRAM
 registers
 arraybaseaddressregister (RAMBAH, RAMBAL)
 11-5
 supervisor space only 6-7
SRBK 8-13
SRR 7-6
SS 6-41
 \overline{SS} 6-37, 6-38
SSE1 5-39
SSE2 5-41
SSP 3-10
Stack pointer (SP) 3-1
Standard
 message format 7-1
 frames 7-5
Standby RAM module w/ TPU emulation (TPURAM). See
 TPURAM 1-5
Start
 bit (beginning of data frame) 6-50
 -of-frame (SOF) symbol 7-9
State machine 5-25, 6-54
Status register (QASR) 5-42
STEXT 4-21
STF 8-11
STOP 4-30, 5-35, 7-17, 8-11
Stop
 clocks to TCRs (CLKS) 8-12
 enable (STOP) bit
 QADC 5-6
 QSM 6-5
 TOUCAN 7-17
 TPU 8-11
 flag (STF) 8-11
 mode
 external clock (STEXT) 4-21
 SCIM clock (STSCIM) 4-21
 SCI end of data frame bit 6-50
STRB (address strobe/data strobe) bit 4-42, 4-81
STSCIM 4-21
STUFFERR 7-31
Subqueue 5-15
Substitute remote request (SRR) 7-6
Successive approximation register (SAR) 5-14
Supervisor
 /unrestricted data space (SUPV)
 QADC 5-35, 11-4
 SCIM2 4-3, 13-21
 TPU 8-11
 stack pointer (SSP) 3-10
Supervisor mode
 and SRAM 6-7
SUPV 4-3, 4-87, 5-8, 5-35, 11-4, 13-21
SW 4-56
SWE 4-24, 4-26
SWP 4-24, 4-26
SWSR 4-26, 4-28
SWT 4-24, 4-26
synchronization of counters 13-5



- synchronization of submodules 13-54
- Synchronization to CLKOUT 4-39
- Synchronized pulse-width modulation (SPWM) D-39
 - parameters D-40, D-41
- Synchronous
 - resets 4-55
- SYNCR 4-14
- SYPCR 4-24
- SYS 4-56
- System
 - clock 4-1, 4-5
 - output (CLKOUT) 4-39
 - sources 4-6
 - configuration 4-1, 4-2
 - protection block (SCIM2) 4-1
 - reset (SYS) 4-56

–T–

- T2CFILTER 8-19
- T2CG 8-7, 8-11
- T2CLK pin filter control (T2CFILTER) 8-19
- T2CSL 8-12
- Table stepper motor (TSM) D-7
 - parameters
 - master mode D-8
 - slave mode D-9
- TBL 3-15
- TC 6-48, 6-53
- TCIE 6-46, 6-54
- TCNMCR 7-23
- TCR 8-12
- TCR1P 8-11
- TCR2 clock/gate control (T2CG) 8-11
- TDRE 6-48
- TE 6-44, 6-46
- Temporary register A (ATEMP) 3-22
- Test submodule reset (TST) 4-56
- Three-state control (TSC) 4-69
- TICR 8-14, 8-20
- TIE 6-46, 6-54
- Time
 - quanta clock 7-9
 - stamp 7-5, 7-11
- time base bus
 - DASM 13-36
 - MCSM 13-11
 - reading 13-52
 - SASM 13-17, 13-18
 - selecting 13-11, 13-21, 13-36
- Timeout period calculations 4-27
- TIMER 7-29
- Timer
 - count register
 - 1 prescaler control (TCR1P) 8-11
 - synchronize mode (TSYNC) 7-28
- toggle 13-18
- TOR1 5-43
- TOR2 5-43
- Totem pole 13-30
- totem pole 13-34, 13-36

TOUCAN

- address
 - map 7-20
- bit timing configuration 7-8
 - operation 7-9
- external pins 7-2
- initialization sequence 7-11
- interrupts 7-19
- message buffer address map 7-23
- operation 7-3
- receive process 7-13
- registers
 - control register 0 (CANCTRL0) 7-26
 - control register 1 (CTRL1) 7-8
 - control register 1(CANCTRL1) 7-27
 - control register 2 (CANCTRL2) 7-29
 - control register 2 (CTRL2) 7-8
 - error and status register (ESTAT) 7-31
 - free running timer register (TIMER) 7-29
- interrupt
 - configuration register (CANICR) 7-25
 - flag register (IFLAG) 7-33
 - mask register (IMASK) 7-33
- module configuration register (TCNMCR) 7-23
- receive
 - buffer 14 mask registers (RX14MSKHI/LO) 7-30
 - buffer 15 mask registers (RX15MSKHI/LO) 7-31
 - global mask registers (RXGMSKLO/HI 7-30
- RX/TX error counter registers (RXECTR/TXECTR) 7-34
- special operating modes 7-16
 - auto power save mode 7-18
 - debug mode 7-16
 - low-power stop mode 7-17
- transmit process 7-12

TPU

- address map 8-8
- components 8-2
- FREEZE flag (TPUF) 8-13
- function library 8-4
- host interface 8-2
- interrupts 8-5
- microengine 8-2
- operation 8-3
 - coherency 8-4
 - emulation support 8-4
 - event timing 8-3
 - interchannel communication 8-4
 - programmable channel service priority 8-4
- parameter RAM 8-2, 8-21
- registers
 - channel
 - function select registers (CFSR) 8-15
 - interrupt
 - enable register (CIER) 8-5, 8-14
 - status register (CISR) 8-5, 8-18
 - priority registers (CPR) 8-17
 - decoded channel number register (DCNR) 8-18



- development
 - support control register (DSCR) 8-12
 - support status register (DSSR) 8-13
- host
 - sequence registers (HSQR) 8-15
 - service request registers (HSSR) 8-16
- link register (LR) 8-18
- module configuration register (TPUMCR) 8-10
- service grant latch register (SGLR) 8-18
- test configuration register (TCR) 8-12
- TPU interrupt configuration register (TICR) 8-14, 8-20
- scheduler 8-2
- time
 - bases 8-2
- timer channels 8-2
- TPU Reference Manual 8-3, 8-16
- TPU2
 - module configuration register 2 (TPUMCR2) 8-18
- TPUF 8-13
- TPUMCR 8-10
- TPUMCR2 8-18
- Trace
 - on instruction execution 3-19
- Transfer
 - length options 6-36
- Transmission
 - complete
 - (TC) flag 6-53
 - interrupt enable (TCIE) 6-54
- Transmit
 - /receive status (TX/ \overline{RX}) 7-32
 - bit error (BITERR) 7-31
 - complete
 - bit (TC) 6-48
 - interrupt enable (TCIE) 6-46
 - data
 - register empty (TDRE) flag 6-48
 - error status flag (TXWARN) 7-31
 - interrupt enable (TIE) 6-46, 6-54
 - pin configuration control (TXMODE) 7-26
- RAM 6-22
- Transmitter Enable (TE) 6-44
- Transmitter enable (TE) 6-46, 6-53
- Trigger
 - event 5-46
- TSC 4-69
- TSM D-7
- T_{SR} 5-7
- TST 4-56
- TSYNC 7-28
- TX
 - Length 7-5
- TX/ \overline{RX} 7-32
- TXECTR 7-34
- TXMODE 7-26
- TXWARN 7-31

–U–

UART D-12

- Unimplemented instruction emulation 3-19
- Universal asynchronous receiver/transmitter (UART)
 - D-12
 - parameters
 - receiver parameters D-14
 - transmitter parameters D-13
- User stack pointer (USP) 3-10
- Using the TPU Function Library and TPU Emulation Mode 8-4
- USP 3-10

–V–

- V (overflow) flag 3-6
- VBR 3-7, 3-16
- V_{DD} 4-57
- V_{DD} 5-6
- V_{DDA} 5-6
- V_{DDA/2} 5-14
- V_{DDSYN}/MODCLK 4-6, 4-57, 4-60
- Vector base register (VBR) 3-7, 3-16
- V_{IH} 5-8
- V_{IL} 5-8
- Virtual memory 3-9
- Voltage
 - reference pins 5-5
- V_{RH} 5-5, 5-14, 5-49
- V_{RL} 5-5, 5-14, 5-49
- V_{SS} 5-6
- V_{SSA} 5-6

–W–

- WAKE 6-46, 6-56
- Wake interrupt (WAKEINT) 7-32
- WAKEINT 7-17, 7-32
- WAKEMSK 7-17
- Wakeup
 - address mark (WAKE) 6-46, 6-56
- Wired-OR
 - mode
 - for QSPI pins (WOMQ) 6-17
 - for SCI pins (WOMS) 6-46, 6-53
- wired-or 13-36
- WOMQ 6-17
- WOMS 6-46, 6-53
- WOR - bit in DASMSIC 13-36
- Wrap
 - enable (WREN) 6-19
 - to (WRTO) 6-19
- Wraparound mode 6-15
 - master 6-37
- WREN 6-19
- Write
 - cycle 4-40
 - flowchart 4-41
- Write cycle
 - timing diagram E-11
- WRTO 6-19

-X-

X

(extend) flag 3-6

-Z-

Z (zero) flag 3-6

Zero percent and one hundred percent 'pulses' 13-41



