



Figure Number	LIST OF FIGURES	Page Number
1-1	MPC565 / MPC566 Block Diagram	1-2
1-2	MPC565 / MPC566 Memory Map	1-10
1-3	MPC565 / MPC566 Internal Memory Block	1-11
1-4	MPC565 / MPC566 Peripheral Memory Map	1-12
2-1	Input Propagation Delay	2-40
2-2	Input Levels	2-40
2-3	Output Propagation Delay	2-41
2-4	Output Levels and Timing	2-41
2-5	MPC565 / MPC566 Package Footprint (1 of 2)	2-54
2-5	Figure 2-5 MPC565 / MPC566 Package Footprint (2 of 2)	2-55
2-6	MPC565 / MPC566 Redistributed Bump Map	2-56
2-7	MPC565 / MPC566 Ball Diagram	2-57
2-8	MPC565 / MPC566 Ball Diagram Legend	2-58
2-9	MPC565 / MPC566 Ball Map (Black and White, page 1)	2-59
2-9	Figure 2-9 MPC565 / MPC566 Ball Map (Black and White, page 2)	2-60
2-9	Figure 2-9 MPC565 / MPC566 Ball Map (Black and White, page 3)	2-61
2-9	Figure 2-9 MPC565 / MPC566 Ball Map (Black and White, page 4)	2-62
3-1	RCPU Block Diagram	3-2
3-2	Sequencer Data Path	3-4
3-3	RCPU Programming Model	3-8
3-4	Basic Instruction Pipeline	3-37
4-1	BBC Module Block Diagram	4-2
4-2	Instruction Compression Alternatives	4-6
4-3	Compressed Address Format	4-7
4-4	Code Compression Process	4-8
4-5	Code Decompression Process	4-9
4-6	Exception Table Entries Mapping	4-14
4-7	External Interrupt Vectors Splitting	4-18
4-8	DECRAM Interfaces Block Diagram	4-19
4-9	BTB Block Diagram	4-22
5-1	USIU Block Diagram	5-3
6-1	System Configuration and Protection Logic	6-3
6-2	MPC565 / MPC566 Memory Map	6-5
6-3	SGPIO Cell	6-9
6-4	MPC565 / MPC566 Interrupt Structure	6-10
6-5	Lower Priority Request Masking — One Bit Diagram	6-15
6-6	MPC565 / MPC566 Interrupt Controller Block Diagram	6-16
6-7	Typical Interrupt Handler Routine	6-18

Figure Number

Page Number



6-8	RTC Block Diagram	6-21
6-9	PIT Block Diagram	6-22
6-10	SWT Block Diagram	6-24
6-11	Example of SIVEC Register Usage for Interrupt Table Handling	6-35
7-1	Reset Configuration Basic Scheme	7-7
7-2	Reset Configuration Sampling Scheme For “Short” PORESET Assertion, Limp Mode Disabled	7-8
7-3	Reset Configuration Timing for “Short” PORESET Assertion, Limp Mode Enabled	7-9
7-4	Reset Configuration Timing for “Long” PORESET Assertion, Limp Mode Disabled	7-9
7-5	Reset Configuration Sampling Timing Requirements	7-10
8-1	Clock Unit Block Diagram	8-2
8-2	Main System Oscillator Crystal Configuration	8-3
8-3	System PLL Block Diagram	8-5
8-4	MPC565 / MPC566 Clocks	8-7
8-5	General System Clocks Select	8-10
8-6	Divided System Clocks Timing Diagram	8-11
8-7	Clocks Timing For DFNH = 1 (or DFNL = 0)	8-12
8-8	Clock Source Switching Flow Chart	8-14
8-9	MPC565 / MPC566 Low-Power Modes Flow Diagram	8-19
8-10	Basic Power Supply Configuration	8-23
8-11	External Power Supply Scheme	8-24
8-12	Keep-Alive Register Key State Diagram	8-26
8-13	No Standby, No KAPWR, All System Power On/Off	8-27
8-14	Standby and KAPWR, Other Power On/Off	8-28
9-1	Input Sample Window	9-2
9-2	MPC565 / MPC566 Bus Signals	9-3
9-3	Basic Transfer Protocol	9-8
9-4	Basic Flow Diagram of a Single Beat Read Cycle	9-9
9-5	Single Beat Read Cycle—Basic Timing—Zero Wait States	9-10
9-6	Single Beat Read Cycle – Basic Timing – One Wait State	9-11
9-7	Basic Flow Diagram of a Single Beat Write Cycle	9-12
9-8	Single Beat Basic Write Cycle Timing — Zero Wait States	9-13
9-9	Single Beat Basic Write Cycle Timing — One Wait State	9-14
9-10	Single Beat 32-Bit Data Write Cycle Timing — 16-Bit Port Size	9-15
9-11	Basic Flow Diagram Of A Burst Read Cycle	9-18
9-12	Burst-Read Cycle — 32-Bit Port Size — Zero Wait State	9-19
9-13	Burst-Read Cycle — 32-Bit Port Size — One Wait State	9-20
9-14	Burst-Read Cycle — 32-Bit Port Size — Wait States Between Beats	9-21
9-15	Burst-Read Cycle — 16-Bit Port Size	9-22
9-16	Basic Flow Diagram of a Burst Write Cycle	9-23



9-17	Burst-Write Cycle, 32-Bit Port Size, Zero Wait States (Only for External Master Memory Controller Service Support)	9-24
9-18	Burst-Inhibit Cycle, 32-Bit Port Size (Emulated Burst)	9-25
9-19	Non-Wrap Burst with Three Beats	9-26
9-20	Non-Wrap Burst with One Data Beat	9-27
9-21	Internal Operand Representation	9-28
9-22	Interface To Different Port Size Devices	9-29
9-23	Bus Arbitration Flowchart	9-31
9-24	Masters Signals Basic Connection	9-32
9-25	Bus Arbitration Timing Diagram	9-33
9-26	Internal Bus Arbitration State Machine	9-35
9-27	Termination Signals Protocol Basic Connection	9-40
9-28	Termination Signals Protocol Timing Diagram	9-41
9-29	Reservation On Local Bus	9-42
9-30	Reservation On Multilevel Bus Hierarchy	9-43
9-31	Retry Transfer Timing — Internal Arbiter	9-45
9-32	Retry Transfer Timing — External Arbiter	9-46
9-33	Retry On Burst Cycle	9-47
9-34	Basic Flow of an External Master Read Access	9-49
9-35	Basic Flow of an External Master Write Access	9-50
9-36	Peripheral Mode: External Master Reads from MPC565 / MPC566 — Two Wait States	9-51
9-37	Peripheral Mode: External Master Writes to MPC565 / MPC566 — Two Wait States	9-52
9-38	Flow of Retry of External Master Read Access	9-54
9-39	Retry of External Master Access (Internal Arbiter)	9-55
9-40	Instruction Show Cycle Transaction	9-57
9-41	Data Show Cycle Transaction	9-58
10-1	Memory Controller Function Within the USIU	10-1
10-2	Memory Controller Block Diagram	10-2
10-3	MPC565 / MPC566 Simple System Configuration	10-3
10-4	Bank Base Address and Match Structure	10-4
10-5	MPC565 GPCM–Memory Devices Interface	10-8
10-6	Memory Devices Interface Basic Timing (ACS = 00,TRLX = 0)	10-9
10-7	Peripheral Devices Interface	10-10
10-8	Peripheral Devices Basic Timing (ACS = 11,TRLX = 0)	10-10
10-9	Relaxed Timing — Read Access (ACS = 11, SCY = 1, TRLX = 1)	10-12
10-10	Relaxed Timing — Write Access (ACS = 10, SCY = 0, CSNT = 0, TRLX = 1)	10-13
10-11	Relaxed Timing — Write Access (ACS = 11, SCY = 0, CSNT = 1, TRLX = 1)	10-14

Figure Number

Page Number



10-12	Relaxed Timing — Write Access (ACS = 00, SCY = 0, CSNT = 1, TRLX = 1	10-15
10-13	Consecutive Accesses (Write After Read, EHTR = 0)	10-16
10-14	Consecutive Accesses (Write After Read, EHTR = 1)	10-17
10-15	Consecutive Accesses (Read After Read From Different Banks, EHTR = 1)	10-18
10-16	Consecutive Accesses (Read After Read From Same Bank, EHTR = 1)	10-19
10-17	Aliasing Phenomena Illustration	10-24
10-18	Synchronous External Master Configuration For GPCM-Handled Memory Devices	10-26
10-19	Synchronous External Master Basic Access (GPCM Controlled)	10-27
11-1	L2U Bus Interface Block Diagram	11-2
11-2	DMP Basic Functional Diagram	11-4
11-3	Region Base Address Example	11-7
12-1	UIMB Interface Module Block Diagram	12-2
12-2	IMB Clock — Full-Speed IMB Bus	12-3
12-3	IMB Clock — Half-Speed IMB Bus	12-3
12-4	Interrupt Synchronizer Signal Flow	12-4
12-5	Time-Multiplexing Protocol for IRQ pins	12-5
12-6	Interrupt Synchronizer Block Diagram	12-6
13-1	Dual QADC64Es on MPC565 / MPC566	13-3
13-2	Block Diagram of QADC64E	13-4
13-3	CCW Queue and Result Table Block Diagram	13-7
13-4	Example of External Multiplexing	13-8
13-5	Interrupt Levels on IRQ with ILBS	13-14
13-6	Queue Status Transition	13-29
13-7	QADC64E Conversion Queue Operation	13-31
13-8	QADC64E Analog Subsystem Block Diagram	13-39
13-9	Conversion Timing	13-40
13-10	QADC64E Queue Operation With Pause	13-43
13-11	QADC64E Clock Subsystem Functions	13-53
13-12	Bus Cycle Accesses	13-56
13-13	CCW Priority Situation 1	13-59
13-14	CCW Priority Situation 2	13-60
13-15	CCW Priority Situation 3	13-60
13-16	CCW Priority Situation 4	13-61
13-17	CCW Priority Situation 5	13-61
13-18	CCW Priority Situation 6	13-62
13-19	CCW Priority Situation 7	13-63
13-20	CCW Priority Situation 8	13-63
13-21	CCW Priority Situation 9	13-64

Figure Number		Page Number
13-22	CCW Priority Situation 10	13-64
13-23	CCW Priority Situation 11	13-65
13-24	CCW Freeze Situation 12	13-65
13-25	CCW Freeze Situation 13	13-66
13-26	CCW Freeze Situation 14	13-66
13-27	CCW Freeze Situation 15	13-66
13-28	CCW Freeze Situation 16	13-67
13-29	CCW Freeze Situation 17	13-67
13-30	CCW Freeze Situation 18	13-67
13-31	CCW Freeze Situation 19	13-68
13-32	External Trigger Mode (Positive Edge) Timing With Pause	13-69
13-33	Gated Mode, Single-Scan Timing	13-70
13-34	Gated Mode, Continuous Scan Timing	13-71
13-35	Equivalent Analog Input Circuitry	13-73
13-36	Errors Resulting from Clipping	13-74
13-37	Star-Ground at the Point of Power Supply Origin	13-75
13-38	Electrical Model of an A/D Input Pin	13-77
13-39	External Multiplexing of Analog Signal Sources	13-79
13-40	Input Pin Subjected to Negative Stress	13-82
13-41	Input Pin Subjected to Positive Stress	13-82
14-1	QSMCM Block Diagram	14-2
14-2	QSMCM Interrupt Levels	14-7
14-3	QSPI Interrupt Generation	14-8
14-4	QSPI Block Diagram	14-15
14-5	QSPI RAM	14-23
14-6	Flowchart of QSPI Initialization Operation	14-28
14-7	Flowchart of QSPI Master Operation (Part 1)	14-29
14-7	Flowchart of QSPI Master Operation (Part 2)	14-30
14-7	Flowchart of QSPI Master Operation (Part 3)	14-31
14-8	Flowchart of QSPI Slave Operation (Part 1)	14-32
14-8	Flowchart of QSPI Slave Operation (Part 2)	14-33
14-9	SCI Transmitter Block Diagram	14-43
14-10	SCI Receiver Block Diagram	14-44
14-11	Start Search Example	14-57
14-12	Queue Transmitter Block Enhancements	14-63
14-13	Queue Transmit Flow	14-65
14-14	Queue Transmit Software Flow	14-66
14-15	Queue Transmit Example for 17 Data Bytes	14-67
14-16	Queue Transmit Example for 25 Data Frames	14-68
14-17	Queue Receiver Block Enhancements	14-69
14-18	Queue Receive Flow	14-72
14-19	Queue Receive Software Flow	14-73
14-20	Queue Receive Example for 17 Data Bytes	14-74
15-1	DLCMD2 Block Diagram	15-3



Figure Number

Page Number



15-2	Typical Transmit/Receive Operation	15-5
15-3	VPW Signal Waveforms	15-13
15-4	Huntzicker Waveform Message	15-14
15-5	Start of Frame Symbol	15-14
15-6	Passive "0" and Active "0"	15-15
15-7	Passive "1" and Active "1"	15-15
15-8	End of Data Symbol	15-15
15-9	End of Frame Symbol	15-16
15-10	Break Symbol Controller Module (DLCMD2)	15-16
15-11	Support For External Transceiver	15-17
15-12	DLCMD2 Operation Modes	15-18
15-13	STOP Power Mode (No STOP Bit Set)	15-20
15-14	DEBUG Power Mode (IFEEZEB or SOFT_FRZ)	15-21
15-15	STOP Power Mode (STOP Bit Set)	15-21
15-16	LPSTOP Power Mode	15-22
15-17	Interrupt Request Logic Path	15-30
15-18	DLCMD2 SDATA Block Diagram	15-35
15-19	TxFIFO Block Diagram	15-41
15-20	RxFIFO Block Diagram	15-44
15-21	Completion Code Byte Bit Definitions	15-45
15-22	SOF Symbol Too Short	15-48
15-23	Figure 1-23 Short Bit Too Short	15-48
15-24	Long Bit Too Long	15-49
15-25	EOD and EOF Too Short	15-49
15-26	Normalization Bit Too Short	15-50
15-27	Normalization Bit Too Long	15-50
15-28	Interrupt Request Multiplex Timing	15-53
15-29	DLCMD2 Interrupt Vector Generation(IRQ_PLUG = 1)	15-54
15-30	Types of IFR	15-57
15-31	J1850 Node	15-58
15-32	DLCMD2 External Connections	15-59
16-1	TouCAN Block Diagram	16-1
16-2	Typical CAN Network	16-3
16-3	Extended ID Message Buffer Structure	16-4
16-4	Standard ID Message Buffer Structure	16-4
16-5	Interrupt levels on IRQ with ILBS	16-20
16-6	TouCAN Message Buffer Memory Map	16-22
17-1	MPC565 / MPC566 MIOS14 Block Diagram	17-2
17-2	Example: Single-Edge Input Capture	17-14
17-3	Example: Double-Edge Pulse Width Measurement	17-16
17-4	Example: Double-Edge Period Measurement	17-17
17-5	MIOS Example: Single-Edge Output Compare	17-18
17-6	MIOS Example: Double-Edge Output Compare	17-19
17-7	MIOS Example: Pulse Width Modulation Output	17-20

Figure Number

Page Number



17-8	MIOS14 Memory Map	17-23
17-9	MIOS Interrupt Structure	17-25
17-10	MCPSM Block Diagram	17-35
17-11	MMCSM Block Diagram	17-38
17-12	MMCSM Modulus Up-Counter	17-39
17-13	MDASM Block Diagram	17-46
17-14	Input Pulse Width Measurement Example	17-50
17-15	Input Period Measurement Example	17-51
17-16	MDASM Input Capture Example	17-52
17-17	Single Shot Output Pulse Example	17-54
17-18	Single Shot Output Transition Example	17-54
17-19	MDASM Output Pulse Width Modulation Example	17-56
17-20	MPWMSM Block Diagram	17-65
17-21	MPIO SM 1-Bit Block Diagram	17-80
17-22	MRTC SM Block Diagram	17-84
17-23	MIOS RTC Oscillator Circuit	17-85
17-24	Selection of vt_vddrtc	17-86
17-25	15-Bit Prescaler and 32-Bit Free-Running Counter Buffer Updates	17-88
18-1	TPU3 Block Diagram	18-1
18-2	TPU3 Interrupt Levels	18-5
18-3	TCR1 Prescaler Control	18-7
18-4	TCR2 Prescaler Control	18-8
19-1	DPTRAM Configuration	19-2
19-2	DPTRAM Memory Map	19-3
20-1	Block Diagram for a 512-Kbyte UC3F Module Configuration	20-2
20-2	PEGOOD Valid Time	20-16
20-3	Shadow Information	20-18
20-4	512-Kbyte Array Configurations	20-22
20-5	Program State Diagram	20-26
20-6	Erase State Diagram	20-30
20-7	Censorship States and Transitions	20-36
21-1	System Block Diagram	21-3
21-2	MPC565 / MPC566 Memory Map with CALRAM Address Ranges	21-4
21-3	Standby Power Supply Configuration for CALRAM Array	21-5
21-4	CALRAM_A array	21-8
21-5	CALRAM_A Module Overlay Map of Flash (CLPS = 0)	21-9
21-6	CALRAM_B and CALRAM_A Address Map (When CLPS = 0)	21-10
21-7	CALRAM Module Overlay Map of FLASH (CLPS = 1)	21-11
21-8	CALRAM_B and CALRAM_A Address Map (When CLPS = 1 for Both CALRAM_A and CALRAM_B)	21-12

Figure Number

Page Number



22-1	Watchpoints and Breakpoint Support in the CPU	22-9
22-2	Partially Supported Watchpoint/Breakpoint Example	22-14
22-3	Instruction Support General Structure	22-16
22-4	Load/Store Support General Structure	22-19
22-5	Functional Diagram of MPC565 / MPC566 Debug Mode Support	22-22
22-6	Debug Mode Logic	22-24
22-7	Debug Mode Reset Configuration	22-26
22-8	Asynchronous Clock Serial Communications	22-34
22-9	Synchronous Self Clock Serial Communication	22-35
22-10	Enabling Clock Mode Following Reset	22-36
22-11	Download Procedure Code Example	22-41
22-12	Slow Download Procedure Loop	22-41
22-13	Fast Download Procedure Loop	22-41
23-1	READI Functional Block Diagram	23-3
23-2	Enabling Program Trace out of System Reset	23-20
23-3	Functional Diagram of Pin Interface	23-22
23-4	Auxiliary Pin Packet Structure for Program Trace Indirect Branch Message	23-24
23-5	MSEI/MSEO Transfers	23-25
23-6	Transmission Sequence of messages.	23-31
23-7	READI Module Enabled	23-34
23-8	READI Module Disabled	23-35
23-9	RCPU Instruction Flow	23-37
23-10	Direct Branch Message Format	23-40
23-11	Indirect Branch Message Format	23-41
23-12	Indirect Branch Message Format with Compressed Code	23-41
23-13	Program Trace Correction Message Format	23-44
23-14	Error Message (Queue Overflow) Format	23-45
23-15	Direct Branch Synchronization Message Format	23-46
23-16	Indirect Branch Synchronization Message Format	23-46
23-17	Direct Branch Synchronization Message Format With Compressed Code	23-47
23-18	Indirect Branch Synchronization Message Format With Compressed Code	23-47
23-19	Relative Address Generation and Re-creation	23-48
23-20	VF State Decoding	23-49
23-21	BTM Encoding Flow	23-50
23-22	BTM Encoding Flow — Compressed Code Support	23-51
23-23	Direct Branch Message	23-52
23-24	Indirect Branch Message	23-52
23-25	Indirect Branch Message With Compressed Code	23-53
23-26	Program Trace Correction Message	23-53
23-27	Error Message (Program/Data/Ownership Trace Overrun)	23-54
23-28	Direct Branch Synchronization Message	23-54
23-29	Indirect Branch Synchronization Message	23-55



23-30	Direct Branch Synchronization Message With Compressed Code	23-55
23-31	Indirect Branch Synchronization Message With Compressed Code	23-56
23-32	Data Write Message Format	23-57
23-33	Data Read Message Format	23-57
23-34	Data Write Synchronization Message Format	23-58
23-35	Data Read Synchronization Message Format	23-58
23-36	Error Message (Queue Overflow) Format	23-59
23-37	Data Trace Flow Diagram for Non-Pipelined Access	23-60
23-38	Date Write Message	23-62
23-39	Data Read Message	23-63
23-40	Data Write Synchronization Message	23-63
23-41	Data Read Synchronization Message	23-64
23-42	Error Message (Program/Data/Ownership Trace Overrun)	23-64
23-43	Read/Write Access Flow Diagram	23-65
23-44	Error Message (Read/Write Access Error) Format	23-71
23-45	Error Message (Invalid Message) Format	23-71
23-46	Error Message (Invalid Access Opcode) Format	23-72
23-47	Block Write Access	23-74
23-48	Block Read Access	23-74
23-49	Device Ready for Upload/Download Request Message	23-75
23-50	Upload Request Message	23-75
23-51	Download Request Message	23-76
23-52	Upload/Download Information Message	23-76
23-53	Error Message (Invalid Access Opcode)	23-77
23-54	Watchpoint Message Format	23-78
23-55	Error Message (Watchpoint Overrun) Format	23-78
23-56	Watchpoint Message	23-79
23-57	Error Message (Watchpoint Overrun)	23-79
23-58	Ownership Trace Message Format	23-80
23-59	Error Message Format	23-80
23-60	Ownership Trace Message	23-81
23-61	Error Message (Program/Data/Ownership Trace Overrun)	23-82
23-62	RCPU Development Access Multiplexing Between READI and BDM Pins	23-83
23-63	DSDI Message Format	23-84
23-64	DSDO Message Format	23-84
23-65	BDM Status Message Format	23-85
23-66	Error Message (Invalid Message) Format	23-85
23-67	RCPU Development Access Flow Diagram	23-88
23-68	RCPU Development Access Timing Diagram — Debug Mode Entry Out-of-Reset	23-90
23-69	Transmission Sequence of DSDx Data Messages	23-91
23-70	Error Message (Invalid Message)	23-91
23-71	DSDI Data Message (Assert Non-Maskable Breakpoint)	23-91

Figure Number

Page Number



23-72	DSDI Data Message (CPU Instruction — rfi)	23-92
23-73	DSDO Data Message (CPU Data Out)	23-92
23-74	Programming UC3F Flash via READI R/W Access (Sheet 1 of 2)	23-97
24-1	Pin Requirement on JTAG	24-1
24-2	Test Logic Block Diagram	24-3
24-3	TAP Controller State Machine	24-4
24-4	Bypass Register	24-25
D-1	TPU3 Memory Map	D-1
D-2	PTA Parameters	D-5
D-3	QOM Parameters	D-7
D-4	TSM Parameters — Master Mode	D-9
D-5	TSM Parameters — Slave Mode	D-10
D-6	FQM Parameters	D-12
D-7	UART Transmitter Parameters	D-14
D-8	UART Receiver Parameters	D-15
D-9	NITC Parameters	D-17
D-10	COMM Parameters (Part 1 of 2)	D-19
D-11	COMM Parameters (Part 2 of 2)	D-20
D-12	HALLD Parameters	D-21
D-13	MCPWM Parameters — Master Mode	D-23
D-14	MCPWM Parameters — Slave Edge-Aligned Mode	D-24
D-15	MCPWM Parameters — Slave Ch A Non-Inverted Center-Aligned Mode	D-25
D-16	MCPWM Parameters — Slave Ch B Non-Inverted Center-Aligned Mode	D-26
D-17	MCPWM Parameters — Slave Ch A Inverted Center-Aligned Mode	D-27
D-18	MCPWM Parameters — Slave Ch B Non-Inverted Center-Aligned Mode	D-28
D-19	FQD Parameters — Primary Channel	D-30
D-20	FQD Parameters — Secondary Channel	D-31
D-21	PPWA Parameters	D-33
D-22	OC Parameters	D-35
D-23	PWM Parameters	D-37
D-24	DIO Parameters	D-39
D-25	SPWM Parameters, Part 1 of 2	D-41
D-26	SPWM Parameters, Part 2 of 2	D-42
D-27	RWTPIN Parameters	D-44
D-28	ID Parameters	D-46
D-29	Two Possible SIOP Configurations	D-47
D-30	SIOP Parameters	D-49
D-31	SIOP Function Data Transition Example	D-53
E-1	Option A Power-Up Sequence Without Keep-Alive Supply	E-15

Figure Number

Page Number



E-2	Option A Power-Up Sequence With Keep-Alive Supply	E-15
E-3	Option A Power-Down Sequence Without Keep-Alive Supply	E-16
E-4	Option A Power-Down Sequence With Keep-Alive Supply	E-16
E-5	Option B Power-Up Sequence Without Keep-Alive Supply	E-17
E-6	Option B Power-Up Sequence With Keep-Alive Supply	E-17
E-7	Option B Power-Down Sequence Without Keep-Alive Supply	E-18
E-8	Option B Power-Down Sequence with Keep-Alive Supply	E-18
E-9	Generic Timing Examples	E-20
E-10	CLKOUT Pin Timing	E-27
E-11	Synchronous Output Signals Timing	E-28
E-12	Synchronous Active Pull-Up And Open Drain Outputs Signals Timing	E-29
E-13	Synchronous Input Signals Timing	E-30
E-14	Input Data Timing In Normal Case	E-31
E-15	External Bus Read Timing (GPCM Controlled – ACS = '00')	E-32
E-16	External Bus Read Timing (GPCM Controlled – TRLX = '0' ACS = '10')	E-33
E-17	External Bus Read Timing (GPCM Controlled – TRLX = '0' ACS = '11')	E-34
E-18	External Bus Read Timing (GPCM Controlled – TRLX = '1', ACS = '10', ACS = '11')	E-35
E-19	Address Show Cycle Bus Timing	E-36
E-20	Address and Data Show Cycle Bus Timing	E-37
E-21	External Bus Write Timing (GPCM Controlled – TRLX = '0', CSNT = '0')	E-38
E-22	External Bus Write Timing (GPCM Controlled – TRLX = '0', CSNT = '1')	E-39
E-23	External Bus Write Timing (GPCM Controlled – TRLX = '1', CSNT = '1')	E-40
E-24	External Master Read From Internal Registers Timing	E-41
E-25	External Master Write To Internal Registers Timing	E-42
E-26	Interrupt Detection Timing for External Level Sensitive Lines	E-43
E-27	Interrupt Detection Timing for External Edge Sensitive Lines	E-44
E-28	Debug Port Clock Input Timing	E-45
E-29	Debug Port Timings	E-46
E-30	Auxiliary Port Data Input Timing Diagram	E-47
E-31	Auxiliary Port Data Output Timing Diagram	E-47
E-32	Enable Auxiliary From $\overline{\text{RSTI}}$	E-48
E-33	Disable Auxiliary From $\overline{\text{RSTI}}$	E-48
E-34	Reset Timing – Configuration from Data Bus	E-50
E-35	Reset Timing – Data Bus Weak Drive During Configuration	E-51
E-36	Reset Timing – Debug Port Configuration	E-52
E-37	JTAG Test Clock Input Timing	E-53
E-38	JTAG Test Access Port Timing Diagram	E-54
E-39	JTAG TRST Timing Diagram	E-55
E-40	Boundary Scan (JTAG) Timing Diagram	E-56

Figure Number

Page Number



E-41	QSPI Timing – Master, CPHA = 0	E-59
E-42	QSPI Timing – Master, CPHA = 1	E-60
E-43	QSPI Timing – Slave, CPHA = 0	E-60
E-44	QSPI Timing – Slave, CPHA = 1	E-61
E-45	TPU3 Timing	E-62
E-46	MCPSM Enable to vs_pclk Pulse Timing Diagram	E-64
E-47	MPWMSM Minimum Output Pulse Example Timing Diagram	E-65
E-48	MCPSM Enable To MPWMO Output Pin Rising Edge Timing Diagram	E-66
E-49	MPWMSM Enable To MPWMO Output Pin Rising Edge Timing Diagram	E-66
E-50	MPWMSM Interrupt Flag To MPWMO Output Pin Falling Edge Timing Diagram	E-67
E-51	MMCSM Minimum Input Pin (Either Load Or Clock) Timing Diagram	E-68
E-52	MMCSM Clock Pin To Counter Bus Increment Timing Diagram	E-68
E-53	MMCSM Load Pin To Counter Bus Reload Timing Diagram	E-69
E-54	MMCSM Prescaler Clock Select To Counter Bus Increment Timing Diagram	E-69
E-55	MDASM Minimum Input Pin Timing Diagram	E-70
E-56	MDASM Input Pin To Counter Bus Capture Timing Diagram	E-71
E-57	MDASM Input Pin to MDASM Interrupt Flag Timing Diagram	E-71
E-58	MDASM Minimum Output Pulse Width Timing Diagram	E-71
E-59	Counter Bus to MDASM Output Pin Change Timing Diagram	E-72
E-60	Counter Bus to MDASM Interrupt Flag Setting Timing Diagram	E-72
E-61	MSASM Minimum Input Pin Timing Diagram	E-73
E-62	MSASM Input Pin To Counter Bus Capture Timing Diagram	E-74
E-63	MSASM Input Pin to MSASM Interrupt Flag Timing Diagram	E-74
E-64	MSASM Minimum Output Pulse Width Timing Diagram	E-74
E-65	Counter Bus to MSASM Output Pin Change Timing Diagram	E-75
E-66	Counter Bus to MSASM Interrupt Flag Setting Timing Diagram	E-75
E-67	MPIOSM input pin to MPIOSM_DR (Data Register) Timing Diagram	E-76