



PREFACE

**Section 1
INTRODUCTION**

| | |
|-------------------------------|-----|
| 1.1 Features | 1-1 |
| 1.2 Block Diagram | 1-2 |
| 1.3 Pin Connections | 1-3 |
| 1.4 Memory Map | 1-5 |

**Section 2
SIGNAL DESCRIPTIONS**

| | |
|---|------|
| 2.1 Pin List | 2-1 |
| 2.2 Pin Characteristics | 2-2 |
| 2.3 Power Connections | 2-4 |
| 2.4 Pins with Internal Pull-Ups and Pulldowns | 2-4 |
| 2.5 Signal Descriptions | 2-5 |
| 2.5.1 Bus Arbitration and Reservation Support Signals | 2-7 |
| 2.5.1.1 Bus Request (\overline{BR}) | 2-8 |
| 2.5.1.2 Bus Grant (\overline{BG}) | 2-8 |
| 2.5.1.3 Bus Busy (\overline{BB}) | 2-9 |
| 2.5.1.4 Cancel Reservation (\overline{CR}) | 2-9 |
| 2.5.2 Address Phase Signals | 2-10 |
| 2.5.2.1 Address Bus (ADDR[0:29]) | 2-10 |
| 2.5.2.2 Write/Read (\overline{WR}) | 2-10 |
| 2.5.2.3 Burst Indicator (\overline{BURST}) | 2-10 |
| 2.5.2.4 Byte Enables ($\overline{BE}[0:3]$) | 2-11 |
| 2.5.2.5 Transfer Start (\overline{TS}) | 2-11 |
| 2.5.2.6 Address Acknowledge (\overline{AACK}) | 2-12 |
| 2.5.2.7 Burst Inhibit (\overline{BI}) | 2-12 |
| 2.5.2.8 Address Retry (\overline{ARETRY}) | 2-13 |
| 2.5.2.9 Address Type (AT[0:1]) | 2-13 |
| 2.5.2.10 Cycle Types (CT[0:3]) | 2-14 |
| 2.5.3 Data Phase Signals | 2-14 |
| 2.5.3.1 Data Bus (DATA[0:31]) | 2-14 |
| 2.5.3.2 Burst Data in Progress (\overline{BDIP}) | 2-15 |
| 2.5.3.3 Transfer Acknowledge (\overline{TA}) | 2-15 |
| 2.5.3.4 Transfer Error Acknowledge (\overline{TEA}) | 2-16 |
| 2.5.3.5 Data Strobe (\overline{DS}) | 2-16 |
| 2.5.4 Development Support Signals | 2-17 |
| 2.5.4.1 Development Port Serial Data Out (DSDO) | 2-17 |
| 2.5.4.2 Development Port Serial Data In (DSDI) | 2-17 |



| | | |
|----------|---|------|
| 2.5.4.3 | Development Port Serial Clock Input (DSCK) | 2-17 |
| 2.5.4.4 | Instruction Fetch Visibility Signals (VF[0:2]) | 2-18 |
| 2.5.4.5 | Instruction Flush Count (VFLS[0:1]) | 2-18 |
| 2.5.4.6 | Watchpoints (WP[0:5]) | 2-18 |
| 2.5.5 | Chip-Select Signals | 2-19 |
| 2.5.5.1 | Chip Select for System Boot Memory ($\overline{\text{CSBOOT}}$) | 2-19 |
| 2.5.5.2 | Chip Selects for External Memory ($\overline{\text{CS}}[0:11]$) | 2-19 |
| 2.5.6 | Clock Signals | 2-19 |
| 2.5.6.1 | Clock Output (CLKOUT) | 2-19 |
| 2.5.6.2 | Engineering Clock Output (ECROUT) | 2-20 |
| 2.5.6.3 | Crystal Oscillator Connections (EXTAL, XTAL) | 2-20 |
| 2.5.6.4 | External Filter Capacitor Pins (XFCP, XFCN) | 2-20 |
| 2.5.6.5 | Clock Mode (MODCLK) | 2-20 |
| 2.5.6.6 | Phase-Locked Loop Lock Signal (PLLL) | 2-20 |
| 2.5.6.7 | Power-Down Wake-Up (PDWU) | 2-20 |
| 2.5.7 | Reset Signals | 2-21 |
| 2.5.7.1 | Reset ($\overline{\text{RESET}}$) | 2-21 |
| 2.5.7.2 | Reset Output ($\overline{\text{RESETOUT}}$) | 2-21 |
| 2.5.8 | SIU General-Purpose Input/Output Signals | 2-21 |
| 2.5.8.1 | Ports A and B (PA[0:7], PB[0:7]) | 2-21 |
| 2.5.8.2 | Ports I, J, K, and L (PI[0:7], PJ[0:7], PK[0:7], PL[2:7]) | 2-22 |
| 2.5.8.3 | Port M (PM[3:7]) | 2-22 |
| 2.5.9 | Interrupts and Port Q Signals | 2-22 |
| 2.5.9.1 | Interrupt Requests ($\overline{\text{IRQ}}[0:6]$) | 2-22 |
| 2.5.9.2 | Port Q (PQ[0:6]) | 2-23 |
| 2.5.10 | JTAG Interface Signals | 2-23 |
| 2.5.10.1 | Test Data Input (TDI) | 2-23 |
| 2.5.10.2 | Test Data Output (TDO) | 2-23 |
| 2.5.10.3 | Test Mode Select (TMS) | 2-23 |
| 2.5.10.4 | Test Clock (TCK) | 2-23 |
| 2.5.10.5 | Test Reset ($\overline{\text{TRST}}$) | 2-24 |

Section 3 CENTRAL PROCESSING UNIT

| | | |
|-------|--|-----|
| 3.1 | RCPU Features | 3-1 |
| 3.2 | RCPU Block Diagram | 3-1 |
| 3.3 | Instruction Sequencer | 3-2 |
| 3.4 | Independent Execution Units | 3-4 |
| 3.4.1 | Branch Processing Unit (BPU) | 3-5 |
| 3.4.2 | Integer Unit (IU) | 3-5 |
| 3.4.3 | Load/Store Unit (LSU) | 3-6 |
| 3.4.4 | Floating-Point Unit (FPU) | 3-6 |
| 3.5 | Levels of the PowerPC Architecture | 3-7 |

Paragraph Number

Page Number



| | |
|---|------|
| 3.6 RCPU Programming Model | 3-7 |
| 3.7 PowerPC UISA Register Set | 3-10 |
| 3.7.1 General-Purpose Registers (GPRs) | 3-10 |
| 3.7.2 Floating-Point Registers (FPRs) | 3-10 |
| 3.7.3 Floating-Point Status and Control Register (FPSCR) | 3-11 |
| 3.7.4 Condition Register (CR) | 3-13 |
| 3.7.4.1 Condition Register CR0 Field Definition | 3-14 |
| 3.7.4.2 Condition Register CR1 Field Definition | 3-15 |
| 3.7.4.3 Condition Register CR n Field — Compare Instruction | 3-15 |
| 3.7.5 Integer Exception Register (XER) | 3-16 |
| 3.7.6 Link Register (LR) | 3-16 |
| 3.7.7 Count Register (CTR) | 3-17 |
| 3.8 PowerPC VEA Register Set — Time Base | 3-17 |
| 3.9 PowerPC OEA Register Set | 3-18 |
| 3.9.1 Machine State Register (MSR) | 3-18 |
| 3.9.2 DAE/Source Instruction Service Register (DSISR) | 3-20 |
| 3.9.3 Data Address Register (DAR) | 3-20 |
| 3.9.4 Time Base Facility (TB) — OEA | 3-20 |
| 3.9.5 Decrementer Register (DEC) | 3-21 |
| 3.9.6 Machine Status Save/Restore Register 0 (SRR0) | 3-22 |
| 3.9.7 Machine Status Save/Restore Register 1 (SRR1) | 3-22 |
| 3.9.8 General SPRs (SPRG0–SPRG3) | 3-22 |
| 3.9.9 Processor Version Register (PVR) | 3-23 |
| 3.9.10 Implementation-Specific SPRs | 3-23 |
| 3.9.10.1 EIE, EID, and NRI Special-Purpose Registers | 3-24 |
| 3.9.10.2 Instruction-Cache Control Registers | 3-24 |
| 3.9.10.3 Development Support Registers | 3-24 |
| 3.9.10.4 Floating-Point Exception Cause Register (FPECR) | 3-25 |
| 3.10 Instruction Set | 3-25 |
| 3.10.1 Instruction Set Summary | 3-27 |
| 3.10.2 Recommended Simplified Mnemonics | 3-31 |
| 3.10.3 Calculating Effective Addresses | 3-31 |
| 3.11 Exception Model | 3-32 |
| 3.11.1 Exception Classes | 3-32 |
| 3.11.2 Ordered Exceptions | 3-32 |
| 3.11.3 Unordered Exceptions | 3-32 |
| 3.11.4 Precise Exceptions | 3-33 |
| 3.11.5 Exception Vector Table | 3-33 |
| 3.12 Instruction Timing | 3-34 |



Section 4 INSTRUCTION CACHE

| | |
|---|-----|
| 4.1 Instruction Cache Features | 4-1 |
| 4.2 Instruction Cache Organization | 4-2 |
| 4.3 Instruction Cache Programming Model | 4-3 |
| 4.4 Cache Operation | 4-5 |
| 4.5 Cache Commands | 4-6 |

Section 5 SYSTEM INTERFACE UNIT

| | |
|---|------|
| 5.1 SIU Block Diagram | 5-1 |
| 5.2 SIU Address Map | 5-2 |
| 5.3 SIU Module Configuration | 5-4 |
| 5.3.1 SIU Module Configuration Register | 5-4 |
| 5.3.2 Memory Mapping Register | 5-6 |
| 5.3.3 Internal Module Select Logic | 5-7 |
| 5.3.3.1 Memory Block Mapping | 5-9 |
| 5.3.3.2 Accesses to Unimplemented Internal Memory Locations. | 5-10 |
| 5.3.3.3 Control Register Block | 5-10 |
| 5.3.3.4 Internal Memory Mapping Field (LMEMBASE). | 5-10 |
| 5.3.3.5 Memory Mapping Conflicts. | 5-10 |
| 5.3.4 Internal Cross-Bus Accesses | 5-11 |
| 5.3.5 Response to Freeze Assertion | 5-11 |
| 5.3.5.1 Effects of Freeze and Debug Mode on the Bus Monitor. | 5-11 |
| 5.3.5.2 Effects of Freeze on the Programmable Interrupt Timer (PIT) | 5-12 |
| 5.3.5.3 Effects of Freeze on the Decrementer | 5-12 |
| 5.3.5.4 Effects of Freeze on Register Lock Bits | 5-12 |
| 5.4 External Bus Interface | 5-12 |
| 5.4.1 Features | 5-12 |
| 5.4.2 External Bus Signals | 5-13 |
| 5.4.3 Basic Bus Cycle | 5-15 |
| 5.4.3.1 Read Cycle Flow | 5-15 |
| 5.4.3.2 Write Cycle Flow. | 5-17 |
| 5.4.4 Basic Pipeline | 5-18 |
| 5.4.5 Bus Cycle Phases | 5-20 |
| 5.4.5.1 Arbitration Phase | 5-20 |
| 5.4.5.2 Address Phase | 5-20 |
| 5.4.5.3 Data Phase. | 5-21 |
| 5.4.6 Burst Cycles | 5-22 |
| 5.4.6.1 Termination of Burst Cycles | 5-23 |
| 5.4.6.2 Burst Inhibit Cycles. | 5-23 |
| 5.4.7 Decomposed Cycles and Address Wrapping | 5-24 |
| 5.4.8 Preventing Speculative Loads | 5-25 |



| | | |
|----------|---|------|
| 5.4.9 | Accesses to 16-Bit Ports | 5-27 |
| 5.4.10 | Address Retry | 5-28 |
| 5.4.11 | Transfer Error Acknowledge Cycles | 5-29 |
| 5.4.12 | Cycle Types | 5-29 |
| 5.4.13 | Show Cycles | 5-31 |
| 5.4.14 | Storage Reservation Support | 5-32 |
| 5.4.14.1 | PowerPC Architecture Reservation Requirements | 5-33 |
| 5.4.14.2 | E-bus Storage Reservation Implementation | 5-33 |
| 5.4.14.3 | Reservation Storage Signals | 5-34 |
| 5.5 | Chip Selects | 5-35 |
| 5.5.1 | Chip-Select Features | 5-36 |
| 5.5.2 | Chip-Select Block Diagram | 5-36 |
| 5.5.3 | Chip-Select Pins | 5-37 |
| 5.5.4 | Chip-Select Registers and Address Map | 5-38 |
| 5.5.4.1 | Chip-Select Base Address Registers | 5-41 |
| 5.5.4.2 | Chip-Select Option Registers | 5-41 |
| 5.5.5 | Chip-Select Regions | 5-46 |
| 5.5.6 | Multi-Level Protection | 5-48 |
| 5.5.6.1 | Main Block and Sub-Block Pairings | 5-49 |
| 5.5.6.2 | Programming the Sub-Block Option Register | 5-49 |
| 5.5.6.3 | Multi-Level Protection for $\overline{\text{CSBOOT}}$ | 5-49 |
| 5.5.7 | Access Protection | 5-50 |
| 5.5.7.1 | Supervisor Space Protection | 5-50 |
| 5.5.7.2 | Data Space Protection | 5-50 |
| 5.5.7.3 | Write Protection | 5-51 |
| 5.5.8 | Cache Inhibit Control | 5-51 |
| 5.5.9 | Handshaking Control | 5-51 |
| 5.5.10 | Wait State Control | 5-51 |
| 5.5.11 | Port Size | 5-52 |
| 5.5.12 | Chip-Select Pin Control | 5-53 |
| 5.5.12.1 | Pin Configuration | 5-53 |
| 5.5.12.2 | Byte Enable Control | 5-53 |
| 5.5.12.3 | Region Control | 5-54 |
| 5.5.13 | Interface Types | 5-54 |
| 5.5.13.1 | Interface Type Descriptions | 5-55 |
| 5.5.13.2 | Turn-Off Times for Different Interface Types | 5-57 |
| 5.5.13.3 | Interface Type and $\overline{\text{BI}}$ Generation | 5-57 |
| 5.5.14 | Chip-Select Operation Flowchart | 5-58 |
| 5.5.15 | Pipe Tracking | 5-58 |
| 5.5.15.1 | Pipelined Accesses to the Same Region | 5-59 |
| 5.5.15.2 | Pipelined Accesses to Different Regions | 5-60 |
| 5.5.16 | Chip-Select Timing Diagrams | 5-62 |
| 5.5.16.1 | Asynchronous Interface | 5-62 |



| | | |
|----------|--|------|
| 5.5.16.2 | Asynchronous Interface with Latch Enable | 5-63 |
| 5.5.16.3 | Synchronous Interface with Asynchronous OE | 5-63 |
| 5.5.16.4 | Synchronous Interface with Early Synchronous \overline{OE} | 5-64 |
| 5.5.16.5 | Synchronous Interface with Synchronous \overline{OE} , Early Overlap | 5-65 |
| 5.5.16.6 | Synchronous Burst Interface | 5-66 |
| 5.5.17 | Burst Handling | 5-68 |
| 5.5.18 | Chip-Select Reset Operation | 5-69 |
| 5.6 | Clock Submodule | 5-70 |
| 5.6.1 | Clock Submodule Signal Descriptions | 5-71 |
| 5.6.2 | Clock Power Supplies | 5-72 |
| 5.6.3 | System Clock Sources | 5-73 |
| 5.6.4 | Phase-Locked Loop | 5-74 |
| 5.6.4.1 | Crystal Oscillator | 5-74 |
| 5.6.4.2 | Phase Detector | 5-75 |
| 5.6.4.3 | Charge Pump and Loop Filter | 5-75 |
| 5.6.4.4 | VCO | 5-76 |
| 5.6.4.5 | Multiplication Factor Divider | 5-76 |
| 5.6.4.6 | Clock Delay | 5-76 |
| 5.6.5 | CLKOUT Frequency Control | 5-76 |
| 5.6.5.1 | Multiplication Factor (MF) Bits | 5-77 |
| 5.6.5.2 | Reduced Frequency Divider (RFD[0:3]) | 5-79 |
| 5.6.6 | Low-Power Modes | 5-80 |
| 5.6.6.1 | Normal Mode | 5-80 |
| 5.6.6.2 | Single-Chip Mode | 5-80 |
| 5.6.6.3 | Doze Mode | 5-81 |
| 5.6.6.4 | Sleep Mode | 5-81 |
| 5.6.6.5 | Exiting Low-Power Mode | 5-81 |
| 5.6.7 | System Clock Lock Bits | 5-82 |
| 5.6.8 | Power-Down Wake Up | 5-82 |
| 5.6.9 | Time Base and Decrementer Support | 5-83 |
| 5.6.9.1 | Time Base and Decrementer Clock Source | 5-83 |
| 5.6.9.2 | Time Base/Decrementer and Freeze Assertion | 5-83 |
| 5.6.9.3 | Decrementer Clock Enable (DCE) Bit | 5-84 |
| 5.6.10 | Clock Resets | 5-84 |
| 5.6.10.1 | Loss of PLL Lock | 5-84 |
| 5.6.10.2 | Loss of Oscillator | 5-84 |
| 5.6.11 | System Clock Control Register (SCCR) | 5-85 |
| 5.6.12 | System Clock Lock and Status Register (SCLSR) | 5-87 |
| 5.7 | System Protection | 5-88 |
| 5.7.1 | System Protection Features | 5-88 |
| 5.7.2 | System Protection Registers | 5-89 |
| 5.7.3 | Periodic Interrupt Timer (PIT) | 5-89 |
| 5.7.3.1 | PIT Clock Frequency Selection | 5-90 |



| | | |
|---------|--|-------|
| 5.7.3.2 | PIT Time-Out Period Selection | 5-91 |
| 5.7.3.3 | PIT Enable Bits | 5-92 |
| 5.7.3.4 | PIT Interrupt Request Level and Status | 5-92 |
| 5.7.3.5 | Periodic Interrupt Control and Select Register | 5-92 |
| 5.7.3.6 | Periodic Interrupt Timer Register | 5-93 |
| 5.7.4 | Hardware Bus Monitor | 5-93 |
| 5.7.4.1 | Bus Monitor Timing | 5-94 |
| 5.7.4.2 | Bus Monitor Lock | 5-94 |
| 5.7.4.3 | Bus Monitor Enable | 5-94 |
| 5.7.4.4 | Bus Monitor Control Register | 5-94 |
| 5.8 | Reset Operation | 5-95 |
| 5.8.1 | Reset Sources | 5-95 |
| 5.8.2 | Reset Flow | 5-96 |
| 5.8.2.1 | External Reset Request Flow | 5-96 |
| 5.8.2.2 | Internal Reset Request Flow | 5-98 |
| 5.8.2.3 | Reset Behavior for Different Clock Modes | 5-100 |
| 5.8.3 | Configuration During Reset | 5-101 |
| 5.8.3.1 | Data Bus Configuration Mode | 5-102 |
| 5.8.3.2 | Internal Default Mode | 5-102 |
| 5.8.3.3 | Data Bus Reset Configuration Word | 5-102 |
| 5.8.4 | Power-On Reset | 5-104 |
| 5.9 | General-Purpose I/O | 5-105 |
| 5.9.1 | Port Timing | 5-106 |
| 5.9.2 | Port M | 5-107 |
| 5.9.3 | Ports A and B | 5-108 |
| 5.9.4 | Ports I, J, K, and L | 5-110 |
| 5.9.5 | Port Replacement Unit (PRU) Mode | 5-113 |

Section 6 PERIPHERAL CONTROL UNIT

| | | |
|---------|---|-----|
| 6.1 | PCU Block Diagram | 6-1 |
| 6.2 | PCU Address Map | 6-2 |
| 6.3 | Module Configuration | 6-2 |
| 6.4 | Software Watchdog | 6-3 |
| 6.4.1 | Software Watchdog Service Register | 6-4 |
| 6.4.2 | Software Watchdog Control Register/Timing Count | 6-4 |
| 6.4.3 | Software Watchdog Register | 6-5 |
| 6.5 | Interrupt Controller | 6-5 |
| 6.5.1 | Interrupt Controller Operation | 6-5 |
| 6.5.2 | Interrupt Sources | 6-7 |
| 6.5.2.1 | External Interrupt Requests | 6-7 |
| 6.5.2.2 | Periodic Interrupt Timer Interrupts | 6-7 |
| 6.5.2.3 | Interrupt Request Multiplexing | 6-7 |



| | | |
|---------|---|------|
| 6.5.3 | Interrupt Controller Registers | 6-8 |
| 6.5.3.1 | Pending Interrupt Request Register | 6-9 |
| 6.5.3.2 | Enabled Active Interrupt Requests Register. | 6-9 |
| 6.5.3.3 | Interrupt Enable Register | 6-10 |
| 6.5.3.4 | PIT/Port Q Interrupt Levels Register | 6-10 |
| 6.6 | Port Q. | 6-11 |
| 6.6.1 | Port Q Edge Detect/Data Register | 6-11 |
| 6.6.2 | Port Q Pin Assignment Register. | 6-12 |
| 6.6.2.1 | Port Q Pin Assignment Fields. | 6-13 |
| 6.6.2.2 | Port Q Edge Fields | 6-13 |

Section 7 STATIC RAM MODULE

| | | |
|-----|--|-----|
| 7.1 | Features. | 7-1 |
| 7.2 | Placement of SRAM in Memory Map. | 7-1 |
| 7.3 | SRAM Registers. | 7-3 |

Section 8 DEVELOPMENT SUPPORT

| | | |
|---------|--|------|
| 8.1 | Program Flow Tracking | 8-1 |
| 8.1.1 | Indirect Change-of-Flow Cycles | 8-2 |
| 8.1.1.1 | Marking the Indirect Change-of-Flow Attribute. | 8-3 |
| 8.1.1.2 | Sequential Instructions with the Indirect Change-of-Flow Attribute | 8-3 |
| 8.1.2 | Instruction Fetch Show Cycle Control | 8-4 |
| 8.1.3 | Program Flow-Tracking Pins | 8-5 |
| 8.1.3.1 | Instruction Queue Status Pins | 8-5 |
| 8.1.3.2 | History Buffer Flush Status Pins. | 8-6 |
| 8.1.3.3 | Flow-Tracking Status Pins in Debug Mode | 8-6 |
| 8.1.3.4 | Cycle Type, Write/Read, and Address Type Pins | 8-7 |
| 8.1.4 | External Hardware During Program Trace | 8-8 |
| 8.1.4.1 | Back Trace | 8-8 |
| 8.1.4.2 | Window Trace. | 8-8 |
| 8.1.4.3 | Synchronizing the Trace Window to Internal CPU Events | 8-8 |
| 8.1.4.4 | Detecting the Trace Window Starting Address. | 8-10 |
| 8.1.4.5 | Detecting the Assertion or Negation of VSYNC. | 8-10 |
| 8.1.4.6 | Detecting the Trace Window Ending Address | 8-11 |
| 8.1.5 | Compress | 8-11 |
| 8.2 | Watchpoint and Breakpoint Support | 8-11 |
| 8.2.1 | Watchpoints | 8-13 |
| 8.2.1.1 | Restrictions on Watchpoint Detection. | 8-13 |
| 8.2.1.2 | Byte and Half-Word Working Modes | 8-14 |
| 8.2.1.3 | Generating Six Compare Types | 8-15 |
| 8.2.1.4 | I-Bus Support Detailed Description | 8-16 |
| 8.2.1.5 | L-Bus Support Detailed Description | 8-17 |

Paragraph Number

Page Number



| | |
|--|------|
| 8.2.1.6 Treating Floating-Point Numbers | 8-19 |
| 8.2.2 Internal Breakpoints | 8-20 |
| 8.2.2.1 Breakpoint Counters. | 8-20 |
| 8.2.2.2 Trap-Enable Programming | 8-20 |
| 8.2.2.3 Ignore First Match. | 8-21 |
| 8.2.3 External Breakpoints | 8-21 |
| 8.2.4 Breakpoint Masking | 8-21 |
| 8.3 Development Port | 8-22 |
| 8.3.1 Development Port Signals | 8-23 |
| 8.3.1.1 Development Serial Clock | 8-23 |
| 8.3.1.2 Development Serial Data In | 8-24 |
| 8.3.1.3 Development Serial Data Out. | 8-24 |
| 8.3.2 Development Port Registers. | 8-25 |
| 8.3.2.1 Development Port Shift Register | 8-25 |
| 8.3.2.2 Trap Enable Control Register. | 8-26 |
| 8.3.3 Development Port Clock Mode Selection | 8-26 |
| 8.3.4 Development Port Transmissions. | 8-30 |
| 8.3.5 Trap-Enable Input Transmissions. | 8-30 |
| 8.3.6 CPU Input Transmissions. | 8-31 |
| 8.3.7 Serial Data Out of Development Port — Non-Debug Mode | 8-31 |
| 8.3.8 Serial Data Out of Development Port — Debug Mode | 8-32 |
| 8.3.8.1 Valid Data Output | 8-32 |
| 8.3.8.2 Sequencing Error Output | 8-33 |
| 8.3.8.3 CPU Exception Output | 8-34 |
| 8.3.8.4 Null Output | 8-34 |
| 8.3.9 Use of the Ready Bit. | 8-34 |
| 8.4 Debug Mode Functions | 8-35 |
| 8.4.1 Enabling Debug Mode | 8-35 |
| 8.4.2 Entering Debug Mode. | 8-36 |
| 8.4.3 Debug Mode Operation | 8-36 |
| 8.4.4 Freeze Function | 8-37 |
| 8.4.5 Exiting Debug Mode | 8-37 |
| 8.4.6 Checkstop State and Debug Mode. | 8-37 |
| 8.5 Development Port Transmission Sequence. | 8-38 |
| 8.5.1 Port Usage in Debug Mode | 8-38 |
| 8.5.2 Debug Mode Sequence Diagram | 8-40 |
| 8.5.3 Port Usage in Normal (Non-Debug) Mode | 8-41 |
| 8.6 Examples of Debug Mode Sequences. | 8-42 |
| 8.6.1 Prologue Instruction Sequence | 8-42 |
| 8.6.2 Epilogue Instruction Sequence. | 8-42 |
| 8.6.3 Peek Instruction Sequence. | 8-43 |
| 8.6.4 Poke Instruction Sequence. | 8-43 |
| 8.7 Software Monitor Support | 8-43 |



| | |
|---|------|
| 8.8 Development Support Registers | 8-45 |
| 8.8.1 Register Protection | 8-46 |
| 8.8.2 Comparator A–D Value Registers (CMPA–CMPD) | 8-48 |
| 8.8.3 Comparator E–F Value Registers | 8-48 |
| 8.8.4 Comparator G–H Value Registers (CMPG–CMPH) | 8-49 |
| 8.8.5 I-Bus Support Control Register | 8-49 |
| 8.8.6 L-Bus Support Control Register 1 | 8-51 |
| 8.8.7 L-Bus Support Control Register 2 | 8-53 |
| 8.8.8 Breakpoint Counter A Value and Control Register | 8-55 |
| 8.8.9 Breakpoint Counter B Value and Control Register | 8-55 |
| 8.8.10 Exception Cause Register (ECR) | 8-56 |
| 8.8.11 Debug Enable Register (DER) | 8-57 |

Section 9

IEEE 1149.1-COMPLIANT INTERFACE

| | |
|--|-----|
| 9.1 JTAG Interface Block Diagram | 9-1 |
| 9.2 JTAG Signal Descriptions | 9-2 |
| 9.3 Operating Frequency | 9-3 |
| 9.4 TAP Controller | 9-3 |
| 9.5 Instruction Register | 9-3 |
| 9.5.1 EXTEST (0000) | 9-4 |
| 9.5.2 BYPASS (1111) | 9-5 |
| 9.5.3 SAMPLE/PRELOAD (1110) | 9-6 |
| 9.5.4 CLAMP (0011) | 9-6 |
| 9.5.5 HIGHZ (0010) | 9-7 |
| 9.5.6 EXTEST_PULLUP (0001) | 9-7 |
| 9.5.7 IDCODE (1101) | 9-8 |
| 9.5.8 TMSCAN (1100) | 9-8 |
| 9.6 Restrictions | 9-8 |
| 9.7 Non-IEEE 1149.1-1990 Operation | 9-9 |
| 9.8 Boundary Scan Descriptor Language (BSDL) | 9-9 |

Appendix A

MPC509 ELECTRICAL CHARACTERISTICS

INDEX

Online publishing by **JABIS™**, <http://www.jabis.com>