

SOT1459-7

WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

25 May 2020

Package information

1 Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP42

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date13-05-2020Manufacturer package code98ASA01565D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	2.83	2.86	2.89	mm
package width	2.43	2.46	2.49	mm
package height	-	0.525	0.565	mm
nominal pitch	-	0.4	-	mm
actual quantity of termination	-	42	-	




WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

2 Package outline



WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

3 Soldering



WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)





Figure 3. Reflow soldering footprint part2 for WLCSP42 (SOT1459-7)

WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)



11113	SHELL	SLI\ V	LO UNI	_ I AS A	GUI	DELINE	10	LILLE		F A	USLI	OL L		SOLUTIO	JIN.
EVE	LOPMEN	T EFF	ORT W	LL STILL	BE	REQUIF	RED	BY EN	ID USEF	RS TO	OPTI	MIZE	PCB	MOUNT	ING
PRC	CESSES	S AND	BOAR	DESIGN	IN	ORDER	TO	MEET	INDIVID	UAL/	SPECIF	FIC R	REQUIF	REMENT	S.

© NXP B.V. ALL RIGHTS RESERVED				3 MAY	2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:		
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01565D	0		

Figure 4. Reflow soldering footprint part3 for WLCSP42 (SOT1459-7)

WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

WLCSP-42 I/O $2.86 \times 2.46 \times 0.525$ PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1459-7

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.

 $\overline{/5.}$ Datum C, the seating plane, is determined by the spherical crowns of the solder balls.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 13 MAY 2020

9 11,11 21.11 71.22 11.10	27112110	, ,,,,,,,			
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:		
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01565D	0		

Figure 5. Package outline note WLCSP42 (SOT1459-7)

WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP42, wafer level chip scale package, 42 terminals, 0.4 mm pitch, 2.86 mm x 2.46 mm x 0.525 mm body (backside coating included)

Contents

1	Package summary	1
2	Package outline	
3	Soldering	
4		