

SOT1975-2

WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)

6 January 2020

Package information

1 Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP68

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date 25-11-2019

Manufacturer package code 98ASA01559D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	3.75	3.78	3.81	mm
package width	3.03	3.06	3.09	mm
seated height	-	0.325	0.35	mm
nominal pitch	-	0.35	-	mm
actual quantity of termination	-	68	-	




WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)

2 Package outline




WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)


3 Soldering



WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)



WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)



WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)

WLCSP-68 I/O 3.78 \times 3.06 \times 0.325 PKG, 0.35 PITCH (BACKSIDE COATING INCLUDED)

SOT1975-2

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 $\sqrt{5}$ datum c, the seating plane, is determined by the spherical crowns of the solder balls.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

 $\stackrel{/}{\sim}$ maximum solder ball diameter measured parallel to datum c.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 25 NOV 2019

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01559D	0	

Figure 5. Package outline note WLCSP68 (SOT1975-2)

WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP68, wafer level chip-scale package, 68 terminals; 0.35 mm pitch, 3.78 mm x 3.06 mm x 0.325 mm body (backside coating included)

Contents

1	Package summary	1
2	Package outline	
3	Soldering	
4		