

SOT2034-1

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body

16 October 2019

Package information

1 Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP48

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date 15-07-2019

Manufacturer package code 98ASA01416D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	3.901	3.931	3.961	mm
package width	2.953	2.983	3.013	mm
seated height	-	0.129	0.146	mm
nominal pitch	_	0.15	-	mm
actual quantity of termination	-	48	-	




WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body

2 Package outline




WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body




SOT2034-1

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body




SOT2034-1

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body



WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body



SOT2034-1

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body

BARE DIE 48 I/O (WITH GOLD BUMP) 3.931 X 2.983 X 0.129 pkg, 0.15 PITCH SOT2034-1

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

<u>3.</u>

PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

DIMENSIONS APPLY TO ALL PINS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 15 JUL 2019

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01416D	0	

Figure 6. Package outline note WLCSP48 (SOT2034-1)

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body

3 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP48, wafer level chip scale package, 48 terminals with gold bump, 0.15 mm pitch, 3.931 mm x 2.983 mm x 0.129 mm body

Contents

1	Package summary	1
2	Package outline	2
3	Legal information	