SOT2086-2

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

17 November 2023 Package information



1 Package summary

Terminal position code Q (quad)

Package type descriptive code HVQFN116

Package style descriptive code HVQFN (thermal enhanced very thin quad flatpack; no

leads)

Package body material type P (plastic)

Mounting method type S (surface mount)

Issue date27-04-2023Manufacturer package code98ASA01830D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	8.9	9	9.1	mm
package width	8.9	9	9.1	mm
package height	0.8	0.85	0.9	mm
nominal pitch	-	0.5	-	mm



HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

2 Package outline



HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body




Figure 2. Package outline detail E of HVQFN116 (SOT2086-2)

MECHANICAL OUTLINE

PRINT VERSION NOT TO SCALE

© NXP B.V. ALL RIGHTS RESERVED

STANDARD:

NON JEDEC

DATE: 27 APR 2023

REVISION:


0

DRAWING NUMBER:


98ASA01830D

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

3 Soldering




HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body



SOT2086-2

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body



SOT2086-2

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

H-PQFN-116 I/O 9 x 9 X 0.85 PKG, 0.5 PITCH SOT2086-2

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP FOR LEAD TO EXPOSED PAD SHALL BE 0.2 MM.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 27 APR 2023

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01830D	0	

Figure 6. Package outline note HVQFN116 (SOT2086-2)

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HVQFN116 thermal enhanced very thin quad flat package, no leads, 116 terminals, 0.5 mm pitch, 9 mm x 9 mm x 0.85 mm body

Contents

1	Package summary	1
2	Package outline	2
3	Soldering	4
4	Legal information	