

Hardware resets are held off until completion of the current bus cycle. The processor resets at the end of the bus cycle or after the bus monitor has timed out. The bus monitor does not, for the period of time that the BMT bits are set to.

The following reset sources reset all internal registers to zero on a double bus fault, loss of clock. Execution of a RESET instruction is the exception of the MCR registers. The MCR register in the MCR register are not affected by execution of a RESET instruction.

12. External Reset

On page 3-60, Figure 3-39, the $\overline{\text{RESET}}$ signal negates for not one. Note that $\overline{\text{RESET}}$ is not actively negated, and it

13. Power-On Reset

On page 3-61, Figure 3-40. Power-Up Reset Timing Diagram shows internal control signals, and can begin toggling as soon as the processor is operating. For crystal mode and external clock with VCO stable value, the $328 \cdot \text{TCLKIN}$ delay is counted down, a delay. For external clock mode without VCO, the $328 \cdot \text{TC}$ are recognized.

14. RESET Instruction and CIC/QDMM

Add to the last paragraph on page 3-61: The RESET instruction is not valid for data.

15. CIC and QDMM Register Address

In Figure 4-1 on page 4-3, the QDMM end address is $\$C0000000$.

16. Internal IMB Arbitration

On page 4-6, first paragraph, change the first sentence to bus masters on the MC68349 to access the inter-module bus.

17. Additional Note for External Clock

On page 4-9, Table 4-1, External Clock Mode with PLL: falling edge of the EXTCLK input clock. Maximum skew between clock signals is specified in Section 11 Electrical Characteristics.

18. Recommended XFC Capacitor Value

On page 4-13, second paragraph, and page 10-2, last paragraph, 0.01 μF to 0.1 μF applies specifically to crystal mode operation. For phase detector reference frequencies > 1MHz start with at 16.0MHz the recommended XFC capacitance is applied higher standard value available.

Parts Not Suitable

For Additional

End-Of-Life Products

Freescale Semiconductor, Inc.



MOTOROLA

Microprocessor and Memory
Technologies Group

ADDENDUM TO MC68349 Dragon 1 High Processor User's Manual May 5, 1995

This addendum to the initial release of the MC68349 text, plus additional information not included in the original text, is maintained on the AESOP BBS, which can be reached at (512)891-3650. Configure modem for up to 14.4Kbps. Modem should support VT100 emulation. Internet access is available at [129.38.233.1] or through the World Wide Web at http://www.freescale.com

1. Additional Note on MBAR Decoding

Add to the CPU Space Cycles description on page 3-22 a block from \$3FF00-3FFFFF to the SIM module. An interrupt is provided for any access to this range, but selection of specific accesses is not supported.

Accesses to the MBAR register at long word \$3FF00-\$3FF03 require 4 cycles. Users should directly access only the MBAR register. LPSTOP broadcast access to \$3FFFE. The remainder of the address should not be accessed.

2. Additional Notes on CPU Space

On page 3-33, Figure 3-22, the BKPT field for the Breakpoint Register T bit is on bit 1. The Interrupt Acknowledge Level is on bit 0.

3. Breakpoints

On page 3-33, the first paragraph implies that either a breakpoint can be used to insert an instruction. As no breakpoint can be used to insert an instruction on the breakpoint.

4. Interrupt Latency

Add to the Interrupt Acknowledge Bus Cycles section on page 3-22 from \overline{IRQx} assert to prefetch of the first instruction instruction length in clocks (using 2-clock memory tables, this gives 34+71 (DIVS.L with worst-case < 100) applications requiring shorter interrupt response times in modes and/or avoiding use of longer instructions (such as MFCR).

5. Interrupt Hold Time and Spurious Interrupts

Add to the Interrupt Acknowledge Bus Cycles section on page 3-22 level sensitive and must remain asserted until the corresponding exception may result or the interrupt may be ignored until the interrupt are autovectored using either the AVEC signal or the AVEC signal interrupt arbitration cycle on the IMB if the external interrupt is active.

6. Additional Note on Internal Autovectoring

Add to the Autovector Interrupt Acknowledge Cycle section on page 3-22 autovectored either by the AVEC register programming or started and terminated internally. The interrupting device resulting operation is undefined.

7. Additional Notes on Retry Termination

On page 3-44, Table 3-8: When \overline{HALT} and \overline{BERR} are asserted bus cycle, relative timing of \overline{HALT} and \overline{BERR} must be controlled in termination case #3. This can be done by asserting \overline{HALT} a control which edge each is recognized on, or asynchronously [47B] ns before \overline{BERR} to guarantee recognition on or before.

8. Active Negate on Bus Arbitration

The 68349 actively pulls up all tri-stateable bus pins other than arbitration. This pullup function is not guaranteed to reduce rise time on these signals when using weak external pullups.

9. Additional Note on Bus Arbitration

For the bus arbitration description beginning on page 3-50, the priority levels for this device is external request via \overline{BR} (highest priority) channels 1 and 2 relative to each other is selected by the \overline{BR} signal.

10. Additional Note on Bus Arbitration

For the bus arbitration description beginning on page 3-50 when a higher priority request is recognized. For example, a read results in a sequence of four bus cycles to complete the transfer until the completion of the fourth bus cycle. A single address is used for a dual address DMA transfer, the read and write portions of the operation between the read and write bus cycles. Also, if different for the source and destination, arbitration can occur between the two must be made to the smaller port for each operand access. For a TAS instruction is also indivisible to guarantee data operand transfer of a multi-operand operation such as a MFCR.

11. Additional Notes on RESET Interaction

Add to the Reset Operation description beginning page 3-10.

21. Additional Note for Global Chip Select

On page 4-18, section 4.2.4.2: When operating as a global chip select, either the MBAR or to internal peripheral module registers.

22. Additional Note on PORTA/B Output

Add to the External Bus Interface Operation description: After the S4 falling edge for the internal write to the PORTA/B registers, at roughly the same time DS negates for the data bus. This is specified in the Electrical Specifications.

23. Typo in Chip Selects

On page 4-20, first paragraph, the last sentence should read: register, not the module base address register.

24. MBAR Register Reset Values

On page 4-23, the reset values for MBAR bits 31-12 are:

25. MBAR AS7 Bit and IACK Cycles

On page 4-24, the second code sequence initializes the internal address decode for the internal 4K register block from register 0. This prevents the register block decode of \$FFFFFFxxx from incorrectly decoding possibly corrupting the vector number returned. Normal operation is not affected by this change.

Early versions of the MC68330 User's Manual (original Rev. 1 releases) did not show AS7 set. Code which was checked for this problem when porting to the MC68330 and/or MC68340 designs.

26. Additional Note on VCO Overshoot

On page 4-32 place the following note under the Y-bits:

A VCO overshoot can occur when increasing the operating frequency register. The effects of this overshoot can be controlled by:

1. Write the X bit to zero. This will reduce the previous frequency
2. Write the Y bits to the desired frequency divided by 2
3. After the VCO lock has occurred, write the X bit to control the clock frequency to the desired frequency.

Steps 1 and 2 may be combined.

27. Typo on Base Address 2

On page 4-33, the chip select register bits for Base Address 2:

19. VCO Frequency Limit

On page 4-13, last paragraph: although changing the X-bit does not affect the VCO frequency, since the divider these bits control, changing the W or Y bits does change the VCO frequency, and the maximum frequency when programming these bits.

20. CLKOUT and VCO Frequency Programming

On pages 4-14 and 4-15, the column for W=1:Z=0:X=1 is 2x the frequency in the X=0 column immediately preceding pages. Note that although a complete table is shown, frequency limits must be observed when programming the CLKOUT frequency (CLKOUT) of 25.16MHz can be selected with W:X:Y:Z=1:0:47:1. However, programming W:X:Y:Z=1:0:47:1 to achieve a frequency of greater than 100MHz, which is outside the current 25MHz electrical specs is shown, which violates current 25MHz electrical specs is shown.

Table 4-2. System Frequencies

Y	CLKOUT (kHz)				VCO (kHz)
	W = 0				W = 0
	Z = 0		Z = 1		Z = x
	X = 0	X = 1	X = 0	X = 1	X = x
0	16	33	131	262	524
1	33	66	262	524	1049
2	49	98	393	786	1573
3	66	131	524	1049	2097
4	82	164	655	1311	2621
5	98	197	786	1573	3146
6	115	229	918	1835	3670
7	131	262	1049	2097	4194
8	147	295	1180	2359	4719
9	164	328	1311	2621	5243
10	180	360	1442	2884	5767
11	197	393	1573	3146	6291
12	213	426	1704	3408	6816
13	229	459	1835	3670	7340
14	246	492	1966	3932	7864
15	262	524	2097	4194	8389
16	279	557	2228	4456	8913
17	295	590	2359	4719	9437
18	311	623	2490	4981	9961
19	328	655	2621	5243	10486
20	344	688	2753	5505	11010
21	360	721	2884	5767	11534
22	377	754	3015	6029	12059
23	393	786	3146	6291	12583
24	410	819	3277	6554	13107
25	426	852	3408	6816	13631
26	442	885	3539	7078	14156
27	459	918	3670	7340	14680
28	475	950	3801	7602	15204
29	492	983	3932	7864	15729
30	508	1016	4063	8126	16253
31	524	1049	4194	8389	16777

Table 4-2. System Frequencies from 3

Y	CLKOUT (kHz)				VCO (kHz)
	W = 0				W = 0
	Z = 0		Z = 1		Z = x
	X = 0	X = 1	X = 0	X = 1	X = x
32	541	1081	4325	8651	17302
33	557	1114	4456	8913	17826
34	573	1147	4588	9175	18350
35	590	1180	4719	9437	18874
36	606	1212	4850	9699	19399
37	623	1245	4981	9961	19923
38	639	1278	5112	10224	20447
39	655	1311	5243	10486	20972
40	672	1343	5374	10748	21496
41	688	1376	5505	11010	22020
42	705	1409	5636	11272	22544
43	721	1442	5767	11534	23069
44	737	1475	5898	11796	23593
45	754	1507	6029	12059	24117
46	770	1540	6160	12321	24642
47	786	1573	6291	12583	25166
48	803	1606	6423	12845	25690
49	819	1638	6554	13107	26214
50	836	1671	6685	13369	26739
51	852	1704	6816	13631	27263
52	868	1737	6947	13894	27787
53	885	1769	7078	14156	28312
54	901	1802	7209	14418	28836
55	918	1835	7340	14680	29360
56	934	1868	7471	14942	29884
57	950	1901	7602	15204	30409
58	967	1933	7733	15466	30933
59	983	1966	7864	15729	31457
60	999	1999	7995	15991	31982
61	1016	2032	8126	16253	32506
62	1032	2064	8258	16515	33030
63	1049	2097	8389	16777	33554

NOTES:

1. Some W/X/Y/Z bit combinations shown may select a CLKOUT frequency which violates current 25MHz electrical specs is shown in Section 11 Electrical Characteristics for CLKOUT and VCO.
2. Any change to W or Y results in a change in the VCO frequency.

MOVE.L NUMBYTE,DMABTC1(A0) should be MOVE

49. Serial Oscillator Problems with DI

Add to the Crystal Input or External Clock (X1) section of 1MHz) with excessive undershoot on $\overline{DREQ1}$ can result in oscillator X1 pin, damping out oscillation. Avoid routing $\overline{DREQ1}$ use termination techniques such as series termination on the signal and accompanying undershoot.

50. Additional Note on \overline{RTSx} operation

Add to the \overline{RTSA} and \overline{RTSB} descriptions on page 8-6: T logic "0" when set, and a logic "1" when cleared.

\overline{RTSx} can be set (output logic level 0) by any of the following:

- Writing a "1" to the corresponding bit in the OPSET
- Issuing an "Assert RTS" command using command
- If RxRTS=1, set by receiver FIFO transition from FL

\overline{RTSx} can be cleared (output logic level 1) by any of the following:

- Hardware reset of the serial module
- Writing a "1" to the corresponding bit in the OPRES
- Issuing a "Negate RTS" command using command
- If RxRTS=1, cleared by receiver FIFO transition from
- If TxRTS=1, cleared by completion of last character

51. Serial Frequency Restriction - Suf

Beginning with the current "A" suffix MC68349 production internal clock synchronization has been revised to relax using the internal baud rate generators. The revised CL specifications - no change to existing designs will be rec shown here are preliminary, and subject to change with

Previously, a minimum 8.3MHz CLKOUT frequency was with the default 3.6864MHz serial crystal. In the new s been modified to allow the minimum CLKOUT frequency selected. Operation and specifications for external clock

The table below shows the resulting minimum CLKOUT that applications using the VCO clock modes - crystal 131KHz minimum CLKOUT frequency.

28. Additional Notes on Cache Opera

In applications which use the CIC in mixed-mode (i.e. a BADDRx register for each cache block also. If the MD instruction cache portion of the CIC, the corresponding address to map them to a temporary unused memory region use the ENAB bit instead of the MD bits to enable/disable turning the cache back on if any previously executed co

29. Bus Error Stack Frame

On page 5-51, in the next-to-last paragraph, delete "(the and the SSW is located at SP+12)". The stack space allocated internal count register and SSW remains the same. The counter location SP+10 and SP+12 will contain invalid frames, look at the first nibble of the faulted exception for the four-word frame, and \$2 for the six-word frame.

30. Typo in Reference

On page 5-57, Table 5-9: The SSW is described in section

31. DSO Timing

On page 5-61, Figure 5-27, DSO transitions one clock la

32. Typo on BDM RSREG Command

On page 5-68, Section 5.7.2.8.6, RSREG command bit

33. Additional Notes on DMA Feature

In the feature set listed on page 7-1, bullet six is "Opera fers". This packing is for transfers between different ports e.g. Byte <> Word transfers. The DMA controller does not problem of residual bytes left in the controller when a ch

34. Additional Note on Internal Reque

Add to the Internal Request Generation section beginning and \overline{DONEx} are not active as outputs during transfers. channel operation if asserted - pull up if not used.

35. Additional Note on Cycle Steal

For the cycle steal mode description starting on the bottom have to be held off until after the channel is started. If \overline{DR} by setting the channel start bit, an internal \overline{DREQ} asserts DMA cycle to start.

36. Additional Note on DMA Transfer

Add to the External Request Generation section beginning synchronization and IMB bus arbitration activity before assertion will preempt the next CPU bus cycle if it is recognized on the next bus cycle, unless the current cycle is not the last cycle of the transfer. Operand transfers and RMC read/write sequences are not to be arbitrated from the CPU until the complete operation is finished. This results in multiple bus cycles.

For a \overline{DREQx} assertion during an idle bus period, bus starts on the next clock falling edge which \overline{DREQx} is recognized on. The \overline{DREQx} is recognized on to the falling edge that \overline{AS} is asserted. See the table for various memory speeds.

DREQ Latency (Clocks) vs. Bus Width

Access Type	Maximum				
	32-Bit Bus Clocks/Bus Cycle				Clocks
	2	3	4	5	2
Longword	5	6	7	8	7
RMC (TAS)	10	12	14	16	10

37. Additional Note on Burst Transfer

On page 7-5, replace the 2nd paragraph of 7.3.2.1 External Request Generation with the following: \overline{DREQx} must be negated one clock before the end of the last DMA bus cycle being generated. Also, \overline{DREQx} must be negated two clock cycles before the start of the following CPU bus cycle.

38. Additional Note on Cycle Steal Mode

Add to the External Cycle Steal Mode description on page 7-3: Incomplete overlap of the DMA transfer with internal IMB bus activity for single address 2-clock transfers and 2) dual address transfers for completely overlapped for all other cases.

39. Additional Note on Cycle Steal Mode

For the external cycle steal mode description on page 7-3: \overline{DREQx} is held off until after the channel is started. If \overline{DREQx} is asserted before the channel start bit, an internal \overline{DREQx} assertion is generated to start the channel.

40. \overline{DREQx} Negation on Burst

On page 7-8, Figure 7-5, and on page 7-10, Figure 7-7, change the \overline{DREQx} negation timing (one clock earlier than shown) to prevent another DMA transfer from occurring during the burst transfer \overline{DREQx} negation.

41. \overline{DREQx} Assert Time

On page 7-21, Figure 7-13: The second \overline{DREQx} assertion should be deleted. The first \overline{DREQx} assertion should be held for 1 clock edge. Note 1 of Figure 7-13 should be deleted.

42. Fast Termination and Burst Request

On the last paragraph of page 7-21, delete the reference to Figure 7-13. The figure incorrectly shows operation with fast termination. The second \overline{DREQx} signal should be held for 2 consecutive clock edges. Note 1 of Figure 7-14 should be deleted.

43. Typo in DAPI

On page 7-26, for DAPI = 1, the DAR is incremented according to the following equation:

44. Additional note on DMA limited request

On page 7-27, in the BB-Bus Bandwidth Field: The DMA channel is the bus master (each channel has its own counter). The channel relinquishes the bus before completion of the active count. Higher priority requests could come from 1) the other DMA channels, 2) the CPU32 core (if either the interrupt mask level in the SR register is higher than the channel's ISM level), or 3) an external bus request. When the channel releases the bus, and the "idle" count increments regardless of the reason.

45. Configuration Error

The Configuration Error description paragraph at the top of page 7-27 should be changed to: error results when 1) either the SAR or DAR contains an address that is not in the CCR, or 2) the BTC register does not match the last address in the CCR.

46. Additional Note on DMA Interrupt

Add to the Interrupt Register description on page 7-31: When the interrupt level, channel 1 is higher priority than channel 0.

47. Single Address Enable

7-33 SE-Single Address Enable: The note "used for intermodule single address transfers" should be changed to "0".

48. Code Examples - Immediate Addressing

On pages 7-40 through 7-45 make the following changes to the code examples: change the addressing mode to immediate and NUMBYTE (change to immediate addressing mode).

```
MOVE.L SARADD,DMASAR1(A0) should be MOVE.L SARADD,DMASAR1(A0)
MOVE.L DARADD,DMADAR1(A0) should be MOVE.L DARADD,DMADAR1(A0)
```

62. Data Setup Time for 3.3V

On page 11-8, electrical specification #27 (Data Setup) changed from 5ns to 8ns.

63. Bus Arbitration Notes

On page 11-15, Figure 11-6, specification #47A should incorrectly shows it measured to the rising edge of S5, c

64. Serial Module Specs

Note 1 on page 11-20 should reference synchronous op

65. MC68349 Ordering Information

Currently available part numbers are listed in the table b

Supply Voltage	Package Type	Frequency (MHz)
5.0 V	Plastic Quad Flat Pack FT Suffix	0 – 16.78 0 – 16.78 0 – 25
3.3 V	Plastic Quad Flat Pack FT Suffix	0 – 16.78

66. Package Dimensions

The package dimension drawing on page 12-4 should b

Minimum CLKOUT Fr

baud rate	CLKOUT F _{min}
50	3250Hz*
75	4850Hz*
110	7090Hz*
134.5	8660Hz*
150	9650Hz*
200	12.9kHz*
300	19.3kHz*
600	38.5kHz*
1050	67.3kHz*
1200	76.9kHz*

The minimum CLKOUT frequency is calculated using th

$$\text{CLKOUT}(\text{min}) = 1/((1/(\text{baud_rate} * \text{sample_rate}) - T_{\text{setup}}))$$

where Sample_rate = 48 for 76.8Kbaud and 32 for other

$$\text{CLKOUT}(\text{min}) = 1/((1/(\text{baud_rate} * 32) - 30\text{ns})/2)(50 - 384) + 1/((1/(\text{baud_rate} * 48) - 30\text{ns})/2)(76.8\text{K baud})$$

Note that with this revision, replacing the serial crystal with a 3.3V crystal no longer affects the minimum CLKOUT frequency for a synchronous receiver. Also, the logic for the CTSx inputs uses the same logic as the RTSx inputs and should be kept above 76.9KHz to avoid affecting CTSx.

52. 68349 Serial Module RTS Differences

Add to the description for receiver-controlled RTS operation for MC68681, the RTSx signal does not have to be manually asserted. The receiver has flow capability on the receiver.

53. Additional Note on Serial multidrop

Add to the Multidrop Mode section beginning on page 8-10, the transmitter to manipulate the A/D bit, as generally in the previous character completes transmission (i.e. TxRDY is asserted) it sends it to the data character when the character is transferred to the shift register. Once this transfer occurs (as indicated by TxRDY) it is changed without affecting the character in progress. The A/D bit for the next character would be:

- 1.) poll TxRDY until asserted (or interrupt on TxRDY)
- 2.) set/clear A/D bit in MR1 for new character
- 3.) write character to transmit buffer (TB)

4.) A/D bit can be changed only after TxRDY assert

No other bits in MR1 should be modified when changing

54. MC68349 BSDL File

An electronic copy of the BSDL file for the MC68349 114 on the AESOP BBS - refer to the beginning of this docu

55. Additional Note on Oscillator Lay

Add to the Processor Clock Circuitry (page 10-1) and S short connections and place external oscillator compone through or near the oscillator circuit, especially high fre note above on $\overline{DREQ1}$ and serial oscillator for page 8-4 use a separate trace for ground to the oscillator so that i

56. Recommended 32KHz Oscillator (

On page 10-2, Figure 10-2, the component values show vide enough loop gain for all crystals. For a more gen shown below. A 10M resistor can be substituted for the




Figure 10-2. Sampl

57. Corrections to 8/16-Bit DMA Cont

On page 10-10, the logic driving \overline{OE} on the 74F245 in F though not detailed, the byte enables for the memory blk tentation between the upper and lower bytes of the data b

58. Clock VIH

On page 11-5 DC Electrical Specifications, the Clock Ir and X1 inputs.




Figure 10-12. Circuit for Interfacing in Single-Address

59. Operating IDD Limits

On page 11-5, the spec operating (RUN) currents are sh

Product	Frequency	Max Idd
MC68349FT16V	16.78MHz	110mA@3.6V
MC68349FT16	16.78MHz	170mA@5.25V
MC68349CFT16*	16.78MHz	175mA@5.25V
MC68349FT25	25.16MHz	230mA@5.25V

* Extended temperature device.

60. Input Clock Duty Cycle in External



On page 11-6, Note 7 at the bottom of the page: The inp mode can be used when the VCO is not turned off during the input clock is used for clocking the SIM, and must r External Clock Mode Without PLL.

61. Typos on Clock Skew Notes

Page 11-7, Note 11: Delete the second sentence "Clock signals". The clock skew is 10-40ns between CLKOUT.

Note 12: The last sentence should say "Clock skew is me The PLL phase locks the falling edge of CLKOUT to the

Freescale Semiconductor, Inc.



- NOTES
1. DI
 2. Y
 3. C
 4. D
 5. DI
 6. DI
 7. DI

Motorola reserves the right to make changes without further notice to any prod the suitability of its products for any particular purpose, nor does Motorola assu specifically disclaims any and all liability, including without limitation consequ applications. All operating parameters, including "Typicals" must be validated f convey any license under its patent rights nor the rights of others. Motorola pro intended for surgical implant into the body, or other applications intended to sup product could create a situation where personal injury or death may occur. unauthorized application, Buyer shall indemnify and hold Motorola and its office costs, damages, and expenses, and reasonable attorney fees arising out of, unintended or unauthorized use, even if such claim alleges that Motorola was registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Af

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912, Arizona 85036.
 EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive
 JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku,
 ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour C
 Tai Po, N.T., Hong Kong.



Motorola reserves the right to make changes without further notice to any product. Motorola does not warrant the suitability of its products for any particular purpose, nor does Motorola assume any liability, including without limitation consequential damages, for any applications. All operating parameters, including "Typicals" must be validated for your application. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not intended for surgical implant into the body, or other applications intended to support life or health, where product failure could create a situation where personal injury or death may occur. If you use Motorola products in an unauthorized application, Buyer shall indemnify and hold Motorola and its office harmless for all costs, damages, and expenses, and reasonable attorney fees arising out of, in connection with, or from the use of Motorola products in an unauthorized application, even if such claim alleges that Motorola was negligent or that Motorola was a registered trademark of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Bicester, Oxfordshire, OX9 7DF, UK.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 5/F, 61 Des Voeux Road East, Tai Po, N.T., Hong Kong.

————— **SEMICONDUCTOR PRODUCT**