

PXS30 Microcontroller Reference Manual

Devices Supported:

PXS3010

PXS3015

PXS3020

Document Number: PXS30RM

Rev. 1

09/2011

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc. 2011. All rights reserved.



Table of Contents

Chapter 1 Introduction

1.1	The PXS30 microcontroller	1-1
1.2	PXS30 microcontroller comparison	1-1
1.2.1	Block diagram	1-4
1.3	Feature summary	1-6
1.4	Feature details	1-7
1.4.1	High-performance e200z7d core processor	1-7
1.4.2	Crossbar switch (XBAR)	1-8
1.4.3	Memory protection unit (MPU)	1-8
1.4.4	Enhanced Direct Memory Access (eDMA) controller	1-8
1.4.5	Interrupt controller (INTC)	1-8
1.4.6	Frequency-modulated phase-locked loop (FMPLL)	1-9
1.4.7	External bus interface (EBI)	1-9
1.4.8	On-chip flash memory	1-10
1.4.9	Cache memory	1-10
1.4.10	On-chip internal static RAM (SRAM)	1-10
1.4.11	DRAM controller	1-10
1.4.12	Boot assist module (BAM)	1-11
1.4.13	Parallel data interface (PDI)	1-11
1.4.14	Serial peripheral interface (SPI) modules	1-11
1.4.15	Serial communication interface module (UART)	1-12
1.4.16	Controller area network module (CAN)	1-13
1.4.17	Dual-channel FlexRay controller	1-13
1.4.18	Periodic interrupt timer (PIT)	1-13
1.4.19	System timer module (STM)	1-13
1.4.20	Motor control (MOTC) peripherals	1-14
1.4.20.1	Pulse width modulator (PWM)	1-14
1.4.20.2	Cross triggering unit (CTU)	1-15
1.4.20.3	Analog-to-digital converter (ADC)	1-15
1.4.20.4	Timer module	1-15
1.4.21	Redundancy control and checker unit (RCCU)	1-16
1.4.22	Software watchdog timer (SWT)	1-16
1.4.23	Fault collection and control unit (FCCU)	1-16
1.4.24	System integration unit lite (SIUL)	1-17
1.4.25	Cyclic redundancy checker (CRC) Unit	1-17
1.4.26	Non-maskable interrupt (NMI)	1-18
1.4.27	System status and configuration module (SSCM)	1-18
1.4.28	Nexus development interface (NDI)	1-18
1.4.29	IEEE 1149.1 JTAG controller (JTAGC)	1-18
1.5	Developer support	1-19

Chapter 2 Memory Maps

2.1	Introduction	2-1
-----	------------------------	-----

Chapter 3 Signal Description

3.1	Package pinouts	3-1
3.2	Pin descriptions	3-4
3.2.1	Multiplexed pins	3-4
3.2.2	Power supply and reference voltage pins	3-49
3.2.3	System pins	3-55

Chapter 4 Functional Safety

4.1	Overview	4-1
4.2	Redundancy	4-1
4.3	Sphere of Replication (SoR)	4-1
	4.3.1 Input synchronization	4-2
	4.3.2 Sphere of Replication (SoR)	4-3
4.4	Built-In Self-Test (BIST)	4-3
	4.4.1 BIST during boot	4-3
	4.4.2 Software-triggered BIST during operation	4-4
	4.4.3 Software-triggered Self-tests after boot	4-4
4.5	Memory error detection and correction	4-4
4.6	Monitoring	4-4
4.7	Software measures	4-4
4.8	Fault reaction	4-5
4.9	External measures	4-5

Chapter 5 Boot and Operating Modes

5.1	Boot modes	5-1
5.2	Hardware configuration	5-1
5.3	Boot-sector search	5-1
	5.3.1 Potential boot sectors	5-1
	5.3.2 Reset Configuration Half-Word (RCHW)	5-3
	5.3.3 Boot and alternate boot	5-3
5.4	Device behavior by boot mode	5-3
	5.4.1 Single Chip Mode—Unsecured	5-3
	5.4.2 Single Chip Mode—Secured	5-4
	5.4.3 Serial Boot Loader Mode—Public Password Enabled	5-4
	5.4.4 Serial Boot Loader Mode—Flash Memory Password Enabled	5-4
	5.4.5 Static Mode	5-4
5.5	Operating Modes	5-4
	5.5.1 Lock Step Mode (LSM)	5-5
	5.5.2 Decoupled Parallel Mode (DPM)	5-5
5.6	Selecting LSM or DPM	5-6
	5.6.1 Entering DPM	5-6
	5.6.2 Entering LSM	5-6
	5.6.2.1 Dual-core boot concepts	5-6
	5.6.2.2 Software setup	5-7

Chapter 6 e200z7 Core

6.1	e200z7 Overview	6-1
	6.1.1 Features	6-2
	6.1.2 Microarchitecture summary	6-3
	6.1.2.1 Instruction unit features	6-4
	6.1.2.2 Integer unit features	6-4
	6.1.2.3 Load/store unit features	6-6
	6.1.2.4 Cache features	6-6
	6.1.2.5 MMU features	6-6
	6.1.2.6 e200z7 system bus features	6-6
6.2	Programming model	6-7
	6.2.1 Register set	6-7
	6.2.2 Instruction set	6-10
	6.2.2.1 VLE category	6-12
	6.2.3 Interrupts and exception handling	6-12
	6.2.3.1 Interrupt handling	6-13
	6.2.3.2 Interrupt classes	6-13
	6.2.3.3 Interrupt types	6-14

6.2.3.4	Interrupt registers	6-14
6.3	Microarchitecture summary	6-16
6.3.1	Instruction unit features	6-18
6.3.2	Integer unit features	6-18
6.3.3	Load/Store Unit (LSU) features	6-18
6.3.4	L1 cache features	6-18
6.3.5	Memory Management Unit (MMU) features	6-19
6.3.6	System bus (core complex interface) features	6-19
6.3.7	Nexus 3+ module features	6-20

Chapter 7 General-Purpose Static RAM (SRAM)

7.1	Introduction	7-1
7.2	SRAM Controller (SRAMC)	7-1
7.2.1	Overview	7-1
7.2.2	ECC on SRAM array address lines	7-1
7.2.3	System integration	7-1
7.2.3.1	Lock Step Mode (LSM)	7-1
7.2.3.2	Decoupled Parallel Mode (DPM)	7-4
7.3	SRAM operating mode	7-5
7.4	Registers	7-5
7.5	SRAM ECC mechanism	7-6
7.5.1	Access timing	7-6
7.5.2	Reset effects on SRAM accesses	7-7
7.6	Functional description	7-7
7.7	Initialization and application information	7-8

Chapter 8 Flash Memory

8.1	Introduction	8-1
8.1.1	Features	8-3
8.1.2	Modes of operation	8-3
8.1.2.1	Flash memory user mode	8-3
8.1.2.2	User test mode	8-4
8.2	Memory map and registers	8-4
8.2.1	Module memory map	8-4
8.2.2	Register overview	8-6
8.2.3	Register descriptions	8-8
8.2.3.1	Module Configuration Register (MCR)	8-8
8.2.3.2	Low/Mid Address Space Block Locking Register (LML)	8-13
8.2.3.3	High Address Space Block Locking Register (HBL)	8-15
8.2.3.4	Secondary Low/Mid Address Space Block Locking Register (SLL)	8-15
8.2.3.5	Low/Mid Address Space Block Select Register (LMS)	8-17
8.2.3.6	High Address Space Block Select Register (HBS)	8-19
8.2.3.7	Address Register (ADR)	8-20
8.2.3.8	Platform Flash Configuration Register 0 (PFCR0)	8-22
8.2.3.9	Platform Flash Configuration Register 1 (PFCR1)	8-27
8.2.3.10	Platform Flash Access Protection Register (PFAPR)	8-30
8.2.3.11	User Test 0 Register (UT0)	8-31
8.2.3.12	User Test 1 Register (UT1)	8-34
8.2.3.13	User Test 2 Register (UT2)	8-35
8.2.3.14	User Multiple Input Signature Register 0 (UMISR0)	8-35
8.2.3.15	User Multiple Input Signature Register 1 (UMISR1)	8-36
8.2.3.16	User Multiple Input Signature Register 2 (UMISR2)	8-38
8.2.3.17	User Multiple Input Signature Register 3 (UMISR3)	8-38
8.2.3.18	User Multiple Input Signature Register 4 (UMISR4)	8-39
8.2.4	Shadow sector	8-40
8.2.4.1	Nonvolatile Private Censorship Password 0 Register (NVPWD0)	8-42
8.2.4.2	Nonvolatile Private Censorship Password 1 Register (NVPWD1)	8-42
8.2.4.3	Nonvolatile System Censoring Information 0 Register (NVSCI0)	8-43

8.2.4.4	Nonvolatile System Censoring Information 1 Register (NVSCI1)	8-43
8.2.4.5	Nonvolatile User Options Register (NVUSRO)	8-44
8.2.5	Test sector	8-46
8.2.6	Functional description	8-52
8.2.6.1	Data flash memory module structure	8-52
8.2.6.2	Code flash memory module structure	8-53
8.2.6.3	User mode operation	8-54
8.2.6.4	Data flash memory module power-on	8-55
8.2.6.5	Reset	8-55
8.2.6.6	Disable mode (Power-down)	8-55
8.2.6.7	Data flash memory module slave status	8-56
8.2.6.8	Sleep mode	8-56
8.2.7	Interaction in LSM and DPM	8-57
8.3	Programming considerations	8-58
8.3.1	Modify operations	8-58
8.3.1.1	Word program	8-60
8.3.1.2	Sector erase	8-61
8.3.1.3	Erase suspend/resume	8-62
8.3.2	User test mode	8-63
8.3.2.1	Array integrity self check	8-63
8.3.2.2	Margin read	8-64
8.3.2.3	ECC logic check	8-65
8.3.3	Error Correction Code (ECC)	8-66
8.3.3.1	ECC algorithms features	8-66
8.3.3.2	Bit manipulation	8-66
8.3.4	Protection strategies	8-68
8.3.4.1	Modify protection	8-68
8.3.4.2	Censored mode	8-68

Chapter 9

Multi-Layer AHB Crossbar Switch (XBAR)

9.1	Introduction	9-1
9.1.1	Logical master IDs	9-1
9.1.2	Master port allocation	9-2
9.1.3	Slave port allocation	9-3
9.2	XBAR registers	9-4
9.2.1	Register summary	9-5
9.2.2	XBAR register descriptions	9-5
9.2.2.1	Master Priority Register <i>n</i> (MPR <i>n</i>)	9-5
9.2.2.2	Slave General Purpose Control Register (SGPCR <i>n</i>)	9-6
9.3	Overview	9-8
9.3.1	Features	9-8
9.3.2	Limitations	9-9
9.3.3	General operation	9-9
9.3.4	Coherency	9-10
9.3.5	XBAR_2 configuration	9-10
9.3.6	Port splitter	9-10
9.3.7	Arbitration	9-11
9.3.7.1	Fixed-priority operation	9-11
9.3.7.2	Round-robin priority operation	9-11
9.3.8	Priority assignment	9-12
9.3.8.1	Priority elevation	9-12
9.3.9	Master port functionality	9-12
9.3.9.1	General	9-12
9.3.9.2	Master port decoders	9-13
9.3.9.3	Master port capture unit	9-13
9.3.9.4	Master port registers	9-13
9.3.9.5	Master port state machine	9-14
9.3.10	Slave port functionality	9-15
9.3.10.1	General	9-15
9.3.10.2	Slave port muxes	9-15
9.3.10.3	Slave port registers	9-15

9.3.10.4	Slave port state machine	9-16
9.4	Initialization/application information	9-21
9.5	Interface	9-21
9.5.1	Overview	9-21
9.5.2	Master ports	9-21
9.5.2.1	Ignored accesses	9-21
9.5.2.2	Terminated accesses	9-21
9.5.2.3	Taken accesses	9-22
9.5.2.4	Stalled accesses	9-22
9.5.2.5	Error response terminated accesses	9-22
9.5.3	Slave ports	9-22

Chapter 10 Peripheral Bridge (PBRIDGE)

10.1	Introduction	10-1
10.2	Block interface	10-1
10.3	Features	10-1
10.4	Memory map and register description	10-2
10.4.1	Register access	10-2
10.4.2	Memory map	10-2
10.4.3	Register descriptions	10-4
10.4.3.1	Master privilege registers (MPROT)	10-4
10.4.3.2	Peripheral access control registers (PACR)	10-5
10.4.3.3	Off-platform peripheral access control registers (OPACR)	10-7
10.5	Functional description	10-9
10.5.1	Access support	10-9
10.5.1.1	Peripheral write buffering	10-9
10.5.1.2	Read cycles	10-9
10.5.1.3	Write cycles	10-9
10.5.2	General operation	10-9

Chapter 11 Analog-to-Digital Converter (ADC)

11.1	Introduction	11-1
11.2	Features	11-1
11.2.1	External connections	11-1
11.2.2	Internal connections	11-2
11.2.3	Inter-module communication	11-2
11.3	Memory map and register descriptions	11-4
11.3.1	Register descriptions	11-8
11.3.1.1	Main Configuration Register (MCR)	11-8
11.3.1.2	Main Status Register (MSR)	11-10
11.3.1.3	Interrupt Status Register (ISR)	11-11
11.3.1.4	Channel Pending Register 0 (CEOCFR0)	11-12
11.3.1.5	Interrupt Mask Register (IMR)	11-12
11.3.1.6	Channel Interrupt Mask Register 0 (CIMR0)	11-13
11.3.1.7	Watchdog Threshold Interrupt Status Register (WTISR)	11-14
11.3.1.8	Watchdog Threshold Interrupt Mask Register (WTIMR)	11-14
11.3.1.9	DMA Enable Register (DMAE)	11-15
11.3.1.10	DMA Channel Select Register 0 (DMAR0)	11-15
11.3.1.11	Threshold Registers (THRHLR n)	11-16
11.3.1.12	Presampling Control Register (PSCR)	11-17
11.3.1.13	Presampling Register 0 (PSR0)	11-18
11.3.1.14	Conversion Timing Register 0 (CTR0)	11-18
11.3.1.15	Conversion Timing Register 1 (CTR1)	11-20
11.3.1.16	Normal Conversion Mask Register 0 (NCMR0)	11-20
11.3.1.17	Injected Conversion Mask Register 0 (JCMR0)	11-21
11.3.1.18	Power-down Exit Delay Register (PDEDR)	11-22
11.3.1.19	Channel Data Register n (CDR n)	11-22
11.3.1.20	Channel Watchdog Selection Registers (CWSEL n)	11-23

11.3.1.21	Channel Watchdog Enable Register 0 (CWENR0)	11-24
11.3.1.22	Analog Watchdog Out of Range Register 0 (AWORR0)	11-25
11.3.1.23	Self-Test Configuration Register 1 (STCR1)	11-25
11.3.1.24	Self-Test Configuration Register 2 (STCR2)	11-26
11.3.1.25	Self-Test Configuration Register 3 (STCR3)	11-28
11.3.1.26	Self-Test Baud Rate Register (STBRR)	11-29
11.3.1.27	Self-Test Status Register 1 (STSR1)	11-30
11.3.1.28	Self-Test Status Register 2 (STSR2)	11-32
11.3.1.29	Self-Test Status Register 3 (STSR3)	11-33
11.3.1.30	Self-Test Status Register 4 (STSR4)	11-34
11.3.1.31	Self-Test Data Register 1 (STDR1)	11-34
11.3.1.32	Self-Test Data Register 2 (STDR2)	11-35
11.3.1.33	Self-Test Analog Watchdog Register 0 (STAW0R)	11-36
11.3.1.34	Self-Test Analog Watchdog Register 1A (STAW1AR)	11-36
11.3.1.35	Self-Test Analog Watchdog Register 1B (STAW1BR)	11-37
11.3.1.36	Self-Test Analog Watchdog Register 2 (STAW2R)	11-37
11.3.1.37	Self-Test Analog Watchdog Register 3 (STAW3R)	11-38
11.3.1.38	Self-Test Analog Watchdog Register 4 (STAW4R)	11-39
11.3.1.39	Self-Test Analog Watchdog Register 5 (STAW5R)	11-40
11.4	Functional description	11-40
11.4.1	ADC channel muxing	11-40
11.4.2	Analog channel conversion	11-45
11.4.2.1	Normal conversion	11-45
11.4.2.2	Normal conversion operating modes	11-46
11.4.2.3	Injected channel conversion	11-47
11.4.2.4	Abort conversion	11-48
11.4.3	Analog clock generator and conversion timings	11-48
11.4.4	ADC sampling and conversion timing	11-48
11.4.5	Programmable analog watchdog	11-50
11.4.6	Mode of operation	11-51
11.4.7	Interrupts	11-51
11.4.8	DMA functionality	11-53
11.4.9	Power-down mode	11-53
11.4.10	Auto-clock-off mode	11-53
11.4.11	Self-testing	11-54
11.4.11.1	General operation	11-54
11.4.11.2	CPU mode	11-54
11.4.11.3	CTU mode	11-56
11.4.11.4	Abort and abort chain for self-testing channel	11-58
11.4.11.5	Self-test analog watchdog	11-58
11.4.11.6	Watchdog timer	11-59
11.4.11.7	Baud rate control for test channel	11-62

Chapter 12

Boot Assist Module (BAM)

12.1	Overview	12-1
12.2	Features	12-1
12.3	Safety aspects	12-1
12.4	Boot modes	12-1
12.5	Memory Map	12-2
12.6	Functional description	12-2
12.6.1	Entering boot modes	12-2
12.6.2	Reset Configuration Half Word Source (RCHW)	12-4
12.6.3	Single chip boot mode	12-6
12.6.3.1	Boot and alternate boot	12-6
12.6.4	Boot through BAM	12-6
12.6.4.1	Executing BAM	12-6
12.6.4.2	BAM software flow	12-6
12.6.4.3	BAM Resources	12-8
12.6.4.4	Download and execute the new code	12-9
12.6.4.5	Download 64-bit password and password check	12-9
12.6.4.6	Download start address, VLE bit, and code size	12-10

12.6.4.7	Download data	12-11
12.6.4.8	Execute code	12-12
12.6.5	Boot from UART—autobaud disabled	12-12
12.6.5.1	Configuration	12-12
12.6.5.2	Protocol	12-12
12.6.6	Bootstrap with FlexCAN—autobaud disabled	12-13
12.6.6.1	Configuration	12-13
12.6.6.2	Protocol	12-14
12.6.7	Autobaud feature	12-14
12.6.7.1	Configuration	12-15
12.6.7.2	Boot from UART with autobaud enabled	12-15
12.6.7.3	Boot from FlexCAN with autobaud enabled	12-18
12.6.7.4	Choosing the host baud rate	12-21
12.6.8	Interrupt	12-24

Chapter 13 Clock Architecture

13.1	System clock generation	13-1
13.2	Clock selection	13-7
13.2.1	System Clock Selector 0	13-7
13.2.2	External Clock Selector	13-7
13.2.3	Auxiliary Clock Selector 0	13-8
13.2.4	Auxiliary Clock Selector 1	13-8
13.2.5	Auxiliary Clock Selector 2	13-8
13.2.6	Auxiliary Clock Selector 3	13-9
13.2.7	Auxiliary Clock Selector 4	13-9
13.3	System clock dividers	13-9
13.3.1	SYS_CLK, Core_CLK, and Flash_CLK divider	13-10
13.3.2	PERI0 divider	13-10
13.3.3	PERI1 divider	13-11
13.3.4	External clock divider	13-11
13.3.5	Auxiliary clock dividers	13-11
13.4	Clock tree architecture functional safety	13-12
13.4.1	Clock monitoring	13-12
13.4.2	Clock domains and clock tree	13-12
13.4.3	The RCCUs are clocked as shown in Figure 13-4. Safe Mode	13-12
13.5	Alternate module clock domains	13-13
13.5.1	FlexCAN clock domains	13-13
13.5.2	FlexRay clock domains	13-13
13.5.3	SWT clock domains	13-14
13.5.4	Cross Triggering Unit (CTU) clock domains	13-14
13.5.5	IPS bus clock sync bridge	13-14
13.5.6	Peripherals behind the IPS Bus Clock Sync Bridge	13-15
13.5.6.1	FlexPWM clock domain	13-15
13.5.6.2e	Timer clock domain	13-15
13.5.6.3	ADC clock domains	13-15
13.6	Clock requirements in STOP and HALT mode	13-16
13.7	Detailed module descriptions	13-17

Chapter 14 Clock Generation Module (MC_CGM)

14.1	Introduction	14-1
14.1.1	Overview	14-1
14.1.2	Features	14-2
14.2	External Signal Description	14-2
14.3	Memory map and register definition	14-2
14.3.1	Register descriptions	14-8
14.3.1.1	Output Clock Enable Register (CGM_OC_EN)	14-8
14.3.1.2	Output Clock Division Select Register (CGM_OCDS_SC)	14-9
14.3.1.3	System Clock Select Status Register (CGM_SC_SS)	14-9

14.3.1.4	System Clock Divider Configuration Register 0 (CGM_SC_DC0)	14-10
14.3.1.5	System Clock Divider Configuration Register 1 (CGM_SC_DC1)	14-11
14.3.1.6	Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)	14-11
14.3.1.7	Auxiliary Clock 0 Divider Configuration Register (CGM_AC0_DC0)	14-12
14.3.1.8	Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)	14-13
14.3.1.9	Auxiliary Clock 1 Divider Configuration Register (CGM_AC1_DC0)	14-14
14.3.1.10	Auxiliary Clock 2 Select Control Register (CGM_AC2_SC)	14-14
14.3.1.11	Auxiliary Clock 2 Divider Configuration Register (CGM_AC2_DC0)	14-15
14.3.1.12	Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)	14-15
14.3.1.13	Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)	14-16
14.4	Functional description	14-17
14.4.1	System clock generation	14-17
14.4.1.1	System clock source selection	14-18
14.4.1.2	System clock disable	14-18
14.4.1.3	System clock dividers	14-18
14.4.1.4	Auxiliary clock generation	14-18
14.4.1.5	Auxiliary clock dividers	14-21
14.4.2	Dividers functional description	14-21
14.4.3	Output clock multiplexing	14-21
14.4.4	Output clock division selection	14-22

Chapter 15 Clock Monitor Unit (CMU)

15.1	Overview	15-1
15.2	Main features	15-1
15.3	Functional description	15-1
15.3.1	Crystal clock monitor	15-2
15.3.1.1	PLL clock monitor	15-2
15.3.1.2	Frequency meter	15-2
15.4	Memory map and register description	15-3
15.4.1	Control status register (CMU_CSR)	15-4
15.4.2	Frequency display register (CMU_FDR)	15-5
15.4.3	High-frequency reference register A (CMU_HFREFR_A)	15-5
15.4.4	Low-frequency reference register A (CMU_LFREFR_A)	15-6
15.4.5	Interrupt status register (CMU_ISR)	15-7
15.4.6	Measurement duration register (CMU_MDR)	15-8
15.5	CMU integration	15-8

Chapter 16 Cyclic Redundancy Checker (CRC) Unit

16.1	Introduction	16-1
16.2	Main features	16-1
16.2.1	Standard features	16-1
16.3	Block diagram	16-1
16.4	Signal description	16-1
16.5	Memory map and registers	16-2
16.5.1	Register description	16-2
16.5.1.1	CRC Configuration Register (CRC_CFG)	16-3
16.5.1.2	CRC Input Register (CRC_INP)	16-4
16.5.1.3	CRC Current Status Register (CRC_CSTAT)	16-4
16.5.1.4	CRC Output Register (CRC_OUTP)	16-5
16.6	Functional description	16-5
16.7	Use cases and limitations	16-7

Chapter 17 Coherency Unit (CU)

17.1	Introduction	17-1
17.2	Features	17-1

17.2.1	Block diagram	17-1
17.2.2	ACP_CU interface signals	17-4
17.3	Memory map	17-5
17.3.1	Register descriptions	17-10
17.3.1.1	PCU Configuration and Error Status Register (PCU_CESR)	17-10
17.3.1.2	PCU Error Address Register, Core <i>n</i> (PCU_EAR _{<i>n</i>})	17-14
17.3.1.3	PCU Error Detail Register, Core <i>n</i> (PCU_EDR _{<i>n</i>})	17-14
17.3.1.4	PCU Interrupt Register, Core <i>n</i> (PCU_IR _{<i>n</i>})	17-16
17.3.1.5	PCU Core <i>n</i> , Entry <i>x</i> Address (PCU_CP _{<i>n</i>} Ex_ADDR)	17-17
17.3.1.6	PCU Core <i>n</i> , Entry <i>x</i> Attributes (PCU_CP _{<i>n</i>} Ex_ATTR)	17-17
17.4	Functional description	17-19
17.4.1	Arbitration and routing	17-19
17.4.2	Protocol and handshaking	17-20
17.4.3	Snoop queue	17-21
17.4.4	Lock Step Mode (LSM) considerations	17-21
17.4.5	Stop mode considerations	17-21
17.4.6	Memory synchronization control	17-22
17.4.6.1	Memory synchronization request handling	17-22
17.4.6.2	Memory synchronization in LSM	17-23
17.5	Timing diagrams	17-24

Chapter 18

Cross-Triggering Unit (CTU)

18.1	Introduction	18-1
18.2	Block diagram	18-1
18.3	CTU overview	18-1
18.4	Memory map and registers description	18-2
18.4.1	Register description	18-6
18.4.1.1	Trigger Generator Sub Unit Input Selection Register (TGSISR)	18-6
18.4.1.2	Trigger Generator Sub Unit Control Register (TGSCR)	18-9
18.4.1.3	Trigger <i>x</i> Compare Register (TxCR)	18-11
18.4.1.4	TGS Counter Compare Register (TGSCCR)	18-11
18.4.1.5	TGS Counter Reload Register (TGRCRR)	18-12
18.4.1.6	Commands List Control Register 1 (CLCR1)	18-12
18.4.1.7	Commands List Control Register 2 (CLCR2)	18-13
18.4.1.8	Trigger Handler Control Register 1 (THCR1)	18-13
18.4.1.9	Trigger Handler Control Register 2 (THCR2)	18-16
18.4.1.10	Commands List Register <i>x</i> (CLR _{<i>x</i>})	18-19
18.4.1.11	FIFO DMA Control Register (FDCR)	18-21
18.4.1.12	FIFO Control Register (FCR)	18-22
18.4.1.13	FIFO Threshold Register (FTH)	18-24
18.4.1.14	FIFO Status Register (FST)	18-24
18.4.1.15	FIFO Right-Aligned Data <i>x</i> Register (FR _{<i>x</i>})	18-26
18.4.1.16	FIFO Signed Left-Aligned Data <i>x</i> Register (FL _{<i>x</i>})	18-27
18.4.1.17	Cross Triggering Unit Error Flag Register (CTUEFR)	18-27
18.4.1.18	Cross Triggering Unit Interrupt Flag Register (CTUIFR)	18-29
18.4.1.19	Cross Triggering Unit Interrupt/DMA Register (CTUIR)	18-30
18.4.1.20	Control On-Time Register (COTR)	18-31
18.4.1.21	Cross Triggering Unit Control Register (CTUCR)	18-32
18.4.1.22	Cross Triggering Unit Digital Filter Register (CTUDF)	18-34
18.4.1.23	Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)	18-34
18.4.1.24	Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)	18-34
18.4.1.25	Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)	18-35
18.5	Functional description	18-35
18.5.1	Interaction with other peripherals	18-35
18.5.2	Trigger events features	18-36
18.5.3	Trigger Generator Sub Unit (TGS)	18-37
18.5.4	TGS in Triggered Mode	18-37
18.5.5	TGS in sequential mode	18-38
18.5.6	TGS counter	18-39
18.6	Scheduler sub unit (SU)	18-40
18.6.1	ADC commands list	18-41

18.6.2	ADC commands list format	18-42
18.6.3	ADC results	18-43
18.7	Reload mechanism	18-43
18.8	STOP mode	18-44
18.9	Interrupts and DMA requests	18-45
18.9.1	DMA support	18-45
18.9.2	CTU faults and errors	18-45
18.9.3	CTU interrupt/DMA requests	18-46

Chapter 19 Enhanced Direct Memory Access (eDMA)

19.1	Introduction	19-1
19.1.1	Overview	19-2
19.1.2	Features	19-2
19.2	Memory map and register description	19-8
19.2.1	Register descriptions	19-12
19.2.1.1	DMA Control Register (DMACR)	19-12
19.2.1.2	DMA Error Status (DMAES)	19-14
19.2.1.3	DMA Enable Request Low (DMAERQL) Register	19-17
19.2.1.4	DMA Enable Error Interrupt Low (DMAEEIL) Register	19-18
19.2.1.5	DMA Set Enable Request (DMASERQ) register	19-19
19.2.1.6	DMA Clear Enable Request (DMACERQ)	19-19
19.2.1.7	DMA Set Enable Error Interrupt (DMASEEI) register	19-20
19.2.1.8	DMA Clear Enable Error Interrupt (DMACEEI) register	19-20
19.2.1.9	DMA Clear Interrupt Request (DMACINT)	19-21
19.2.1.10	DMA Clear Error (DMACERR) register	19-22
19.2.1.11	DMA Set START Bit (DMASSRT) register	19-22
19.2.1.12	DMA Clear DONE Status (DMACDNE) register	19-23
19.2.1.13	DMA Interrupt Request Low (DMAINTL) register	19-24
19.2.1.14	DMA Error Low (DMAERRL) register	19-25
19.2.1.15	DMA Hardware Request Status Low (DMAHRSL) register	19-25
19.2.1.16	DMA General Purpose Output Register (DMAGPOR)	19-26
19.2.1.17	DMA Channel <i>n</i> Priority (DCHPRI _{<i>n</i>}) register	19-27
19.2.1.18	Transfer Control Descriptor (TCD)	19-28
19.3	Functional description	19-37
19.3.1	eDMA microarchitecture	19-38
19.3.2	DMA basic data flow	19-39
19.3.3	DMA performance	19-42
19.4	Initialization/application information	19-45
19.4.1	DMA initialization	19-45
19.4.2	DMA programming errors	19-46
19.4.3	DMA arbitration mode considerations	19-47
19.4.3.1	Fixed group arbitration, fixed channel arbitration	19-47
19.4.3.2	Round-robin group arbitration, fixed channel arbitration	19-47
19.4.3.3	Round-robin group arbitration, round-robin channel arbitration	19-47
19.4.3.4	Fixed group arbitration, round-robin channel arbitration	19-48
19.4.4	DMA transfer	19-48
19.4.4.1	Single request	19-48
19.4.4.2	Multiple requests	19-49
19.4.5	TCD status	19-51
19.4.5.1	Minor loop complete	19-51
19.4.5.2	Active channel TCD reads	19-51
19.4.5.3	Preemption status	19-52
19.4.6	Channel linking	19-52
19.4.7	Dynamic programming	19-53
19.4.7.1	Dynamic priority changing	19-53
19.4.7.2	Dynamic channel linking and dynamic scatter/gather	19-53
19.4.8	Hardware request release timing	19-54

Chapter 20

eDMA Channel Mux (DMACHMUX)

20.1	Introduction	20-1
20.1.1	Overview	20-1
20.1.2	Features	20-1
20.1.3	Modes of operation	20-2
20.2	External signal description	20-2
20.2.1	Overview	20-2
20.3	Memory map and register description	20-2
20.3.1	Register descriptions	20-4
20.3.1.1	Channel Configuration Registers (CHCONFIG# <i>n</i>)	20-4
20.4	DMACHMUX request source slot mapping	20-5
20.5	DMACHMUX trigger inputs	20-7
20.6	Functional description	20-7
20.6.1	DMA Channels with periodic triggering capability	20-8
20.6.2	DMA channels with no triggering capability	20-9
20.6.3	“Always enabled” DMA sources	20-10
20.7	Initialization/application information	20-10
20.7.1	Reset	20-10
20.7.2	Enabling and configuring sources	20-11
20.7.2.1	Disabling a source	20-13

Chapter 21

Deserial Serial Peripheral Interface (DSPI)

21.1	Introduction	21-1
21.1.1	Overview	21-1
21.1.2	Features	21-1
21.1.3	DSPI configurations	21-2
21.1.3.1	SPI configuration	21-2
21.1.4	Modes of operation	21-3
21.1.4.1	Master mode	21-3
21.1.4.2	Slave mode	21-3
21.1.4.3	Module disable mode	21-4
21.1.4.4	External stop mode	21-4
21.1.4.5	Debug mode	21-4
21.2	External signal description	21-4
21.2.1	Overview	21-4
21.2.2	Detailed signal description	21-5
21.2.2.1	PCS0/ \overline{SS} — Peripheral Chip Select/Slave Select	21-5
21.2.2.2	PCS1–PCS3 — Peripheral Chip Selects 1–3	21-5
21.2.2.3	SIN — Serial Input	21-5
21.2.2.4	SOUT — Serial Output	21-5
21.2.2.5	SCK — Serial Clock	21-5
21.3	Memory map and register description	21-5
21.3.1	Memory map	21-5
21.3.2	Register descriptions	21-7
21.3.2.1	DSPI Module Configuration Register (DSPI_MCR)	21-7
21.3.2.2	DSPI Hardware Configuration Register (DSPI_HCR)	21-9
21.3.2.3	DSPI Transfer Count Register (DSPI_TCR)	21-10
21.3.2.4	DSPI Clock and Transfer Attributes Register <i>n</i> (DSPI_CTAR <i>n</i>)	21-10
21.3.2.5	DSPI Status Register (DSPI_SR)	21-15
21.3.2.6	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	21-17
21.3.2.7	DSPI PUSH TX FIFO Register (DSPI_PUSHR)	21-18
21.3.2.8	DSPI POP RX FIFO Register (DSPI_POPR)	21-20
21.3.2.9	DSPI Transmit FIFO Registers (DSPI_TXFR <i>n</i>)	21-20
21.3.2.10	DSPI Receive FIFO Registers (DSPI_RXFR <i>n</i>)	21-21
21.4	Functional description	21-22
21.4.1	Start and stop of DSPI transfers	21-23
21.4.2	Serial Peripheral Interface (SPI) configuration	21-24
21.4.2.1	SPI master mode	21-24

21.4.2.2	SPI slave mode	21-24
21.4.2.3	FIFO disable operation	21-24
21.4.2.4	Transmit First In First Out (TX FIFO) buffering mechanism	21-25
21.4.2.5	Receive First In First Out (RX FIFO) buffering mechanism	21-25
21.4.3	DSPI baud rate and clock delay generation	21-26
21.4.3.1	Baud rate generator	21-27
21.4.3.2	PCS to SCK delay (t_{CSC})	21-27
21.4.3.3	After SCK delay (t_{ASC})	21-27
21.4.3.4	Delay after transfer (t_{DT})	21-27
21.4.3.5	Peripheral Chip Select Strobe Enable (PCSS)	21-28
21.4.4	Transfer formats	21-29
21.4.4.1	Classic SPI transfer format (CPHA = 0)	21-29
21.4.4.2	Classic SPI transfer format (CPHA = 1)	21-30
21.4.4.3	Modified SPI transfer format (MTFE = 1, CPHA = 0)	21-31
21.4.4.4	Modified SPI transfer format (MTFE = 1, CPHA = 1)	21-34
21.4.4.5	Continuous selection format	21-36
21.4.5	Continuous serial communications clock	21-37
21.4.6	Parity generation and check	21-38
21.4.6.1	Parity for SPI frames	21-39
21.4.7	Interrupts/DMA requests	21-39
21.4.7.1	End of queue interrupt request	21-40
21.4.7.2	Transmit FIFO fill interrupt or DMA request	21-40
21.4.7.3	Transfer complete interrupt request	21-40
21.4.7.4	Transmit FIFO underflow interrupt request	21-40
21.4.7.5	Receive FIFO drain interrupt or DMA request	21-40
21.4.7.6	Receive FIFO overflow interrupt request	21-40
21.4.7.7	SPI frame parity error interrupt request	21-41
21.4.8	Power- saving features	21-41
21.4.8.1	Stop mode (external stop mode)	21-41
21.4.8.2	Module disable mode	21-41
21.5	Initialization and application information	21-42
21.5.1	Managing queues	21-42
21.5.2	Switching master and slave mode	21-42
21.5.3	Baud rate settings	21-42
21.5.4	Delay settings	21-43
21.5.5	Calculation of FIFO pointer addresses	21-44
21.5.5.1	Address calculation for the first-in entry and last-in entry in the TX FIFO	21-45
21.5.5.2	Address calculation for the first-in entry and last-in entry in the RX FIFO	21-45

Chapter 22

External Bus Interface (EBI)

22.1	Introduction	22-1
22.1.1	Overview	22-1
22.1.2	Features	22-1
22.1.3	Modes of operation	22-1
22.1.3.1	Single master mode	22-2
22.1.3.2	Module disable mode	22-2
22.1.3.3	Stop mode	22-2
22.1.3.4	Slower-speed modes	22-2
22.1.3.5	16-bit data bus mode	22-2
22.1.3.6	Multiplexed address on data bus mode	22-3
22.1.3.7	Debug mode	22-3
22.2	External signal description	22-3
22.2.1	Overview	22-3
22.2.2	Detailed signal descriptions	22-4
22.2.2.1	ADDR [8:31] — Address Lines 8–31	22-4
22.2.2.2	BDIP — Burst Data in Progress	22-4
22.2.2.3	CLKOUT — Clock Output	22-4
22.2.2.4	CS [0:3] — Chip Selects 0-3	22-4
22.2.2.5	DATA [16:31] — Data Lines 16-31	22-5
22.2.2.6	OE — Output Enable	22-5
22.2.2.7	RD_WR — Read / Write	22-5

22.2.2.8	TA — Transfer Acknowledge	22-5
22.2.2.9	TEA — Transfer Error Acknowledge	22-5
22.2.2.10	TTS — Transfer Start	22-6
22.2.2.11	TSIZ [0:1] — Transfer Size 0–1	22-6
22.2.2.12	WE [0:3] / BE [0:3] — Write/Byte Enables 0–3	22-6
22.2.3	Signal output buffer enable logic by mode	22-6
22.3	Memory map and register description	22-7
22.3.1	Register descriptions	22-8
22.3.1.1	EBI Module Configuration Register (EBI_MCR)	22-8
22.3.1.2	EBI Transfer Error Status Register (EBI_TESR)	22-11
22.3.1.3	EBI Bus Monitor Control Register (EBI_BMCR)	22-12
22.3.1.4	EBI Base Registers (EBI_BR n)	22-12
22.3.1.5	EBI Option Registers (EBI_OR n)	22-15
22.4	Functional description	22-16
22.4.1	EBI features	22-16
22.4.1.1	132-bit address bus with transfer size indication (up to 24 available on pins)	22-16
22.4.1.2	216-bit data bus	22-16
22.4.1.3	Multiplexed address on data pins (single master)	22-17
22.4.1.4	Memory controller with support for various memory types	22-17
22.4.1.5	Burst support (wrapped only)	22-18
22.4.1.6	Bus monitor	22-18
22.4.1.7	Port size configuration per chip select (16 or 32 bits)	22-18
22.4.1.8	Configurable wait states	22-19
22.4.1.9	Configurable internal or external TA per chip select	22-19
22.4.1.10	Four Write/Byte Enable (WE/BE) signals	22-19
22.4.1.11	Slower-speed clock modes	22-20
22.4.1.12	Address Latch Enable (ALE)	22-20
22.4.1.13	Stop and module disable modes for power savings	22-21
22.4.1.14	Optional automatic CLKOUT gating	22-21
22.4.1.15	Misaligned access support	22-21
22.4.1.16	Compatible with MPC5xx external bus (with some limitations)	22-22
22.4.2	External bus operations	22-22
22.4.2.1	External clocking	22-22
22.4.2.2	Reset	22-22
22.4.2.3	Basic transfer protocol	22-22
22.4.2.4	Single beat transfer	22-23
22.4.2.5	Burst transfer	22-36
22.4.2.6	Small accesses (small port size and short burst length)	22-42
22.4.2.7	Size, alignment, and packaging on transfers	22-47
22.4.2.8	Termination signals protocol	22-50
22.4.2.9	Non-chip-select burst in 16-bit data bus mode	22-53
22.4.2.10	Misaligned access support	22-54
22.4.2.11	Address/data multiplexing	22-57
22.5	Initialization/application information	22-59
22.5.1	Booting from external memory	22-59
22.5.2	Running with SDR (Single Data Rate) burst memories	22-59
22.5.3	Running with asynchronous memories	22-60
22.5.3.1	Example wait state calculation	22-60
22.5.3.2	Timing and connections for asynchronous memories	22-60
22.5.4	Connecting an MCU to multiple memories	22-62
22.5.5	EBI operation with reduced pinout MCUs	22-63
22.5.5.1	Connecting 16-bit MCU to 32-bit MCU (Master/Master or Master/Slave)	22-64
22.5.5.2	Arbitration with no Arb Pins (Master/Slave only)	22-64
22.5.5.3	Transfer size with no TSIZ pins (Master/Master or Master/Slave)	22-64
22.5.5.4	No Transfer Acknowledge (TA) pin	22-64
22.5.5.5	No Transfer Error (TEA) pin	22-64
22.5.5.6	No Burst Data in Progress (BDIP) pin	22-65
22.5.6	Summary of differences from MPC5xx	22-67

Chapter 23

Error Correction Status Module (ECSM)

23.1	Introduction	23-1
------	--------------	------

23.2	Features	23-1
23.3	Memory map and registers description	23-1
23.3.1	Memory map	23-1
23.3.2	Registers description	23-4
23.3.2.1	Processor Core Type (PCT) register	23-4
23.3.2.2	Revision (REV) register	23-4
23.3.2.3	IPS Module Configuration (IMC) register	23-5
23.3.2.4	Miscellaneous Reset Status Register (MRSR)	23-6
23.3.2.5	Miscellaneous Interrupt Register (MIR)	23-7
23.3.2.6	Miscellaneous User-Defined Control Register (MUDCR)	23-7
23.3.3	ECC registers	23-9
23.3.3.1	ECC Configuration Register (ECR)	23-10
23.3.3.2	ECC Status Register (ESR)	23-11
23.3.3.3	ECC Error Generation Register (EEGR)	23-13
23.3.3.4	Flash ECC Address Register (FEAR)	23-16
23.3.3.5	Flash ECC Master Number Register (FEMR)	23-17
23.3.3.6	Flash ECC Attributes (FEAT) register	23-18
23.3.3.7	Flash ECC Data Register High/Low (FEDRH/L)	23-19
23.3.3.8	RAM ECC Address Register (REAR)	23-20
23.3.3.9	RAM ECC Syndrome Register (RESR)	23-20
23.3.3.10	RAM ECC Master Number Register (REMR)	23-22
23.3.3.11	RAM ECC Attributes (REAT) register	23-22
23.3.3.12	RAM ECC Data Register High/Low (REDRH/L)	23-23

Chapter 24

Enhanced Motor Control Timer (eTimer)

24.1	Introduction	24-1
24.1.1	Overview	24-1
24.1.2	Features	24-1
24.1.3	Module block diagram	24-2
24.1.4	Channel block diagram	24-3
24.2	External signal descriptions	24-4
24.2.1	TIO[5:0]—Timer Input/Outputs	24-4
24.2.2	TAI[3:0]—Timer Auxiliary Inputs	24-4
24.3	Memory map and registers	24-4
24.3.1	Module memory map	24-5
24.3.2	Register descriptions	24-9
24.3.3	Timer channel registers	24-9
24.3.3.1	Compare Register 1 (COMP1)	24-9
24.3.3.2	Compare Register 2 (COMP2)	24-9
24.3.3.3	Capture Register 1 (CAPT1)	24-10
24.3.3.4	Capture Register 2 (CAPT2)	24-10
24.3.3.5	Load Register (LOAD)	24-11
24.3.3.6	Hold Register (HOLD)	24-11
24.3.3.7	Counter Register (CNTR)	24-12
24.3.3.8	Control Register 1 (CTRL1)	24-13
24.3.3.9	Control Register 2 (CTRL2)	24-15
24.3.3.10	Control Register 3 (CTRL3)	24-17
24.3.3.11	Status Register (STS)	24-18
24.3.3.12	Interrupt and DMA Enable Register (INTDMA)	24-19
24.3.3.13	Comparator Load Register 1 (CMPLD1)	24-20
24.3.3.14	Comparator Load Register 2 (CMPLD2)	24-20
24.3.3.15	Compare and Capture Control Register (CCCTRL)	24-21
24.3.3.16	Input Filter Register (FILT)	24-23
24.3.4	Watchdog timer registers	24-24
24.3.4.1	Watchdog Time-out Registers (WDTOL and WDTOH)	24-24
24.3.5	Configuration Registers	24-25
24.3.5.1	Channel Enable Register (ENBL)	24-25
24.3.5.2	DMA Request Select Registers (DREQ0, DREQ1)	24-25
24.4	Functional description	24-27
24.4.1	General	24-27
24.4.2	Counting modes	24-28

24.4.2.1	STOP mode	24-28
24.4.2.2	COUNT mode	24-28
24.4.2.3	EDGE-COUNT mode	24-28
24.4.2.4	GATED-COUNT mode	24-28
24.4.2.5	QUADRATURE-COUNT Mode	24-29
24.4.2.6	SIGNED-COUNT mode	24-29
24.4.2.7	TRIGGERED-COUNT mode	24-30
24.4.2.8	ONE-SHOT mode	24-30
24.4.2.9	CASCADE-COUNT mode	24-31
24.4.2.10	PULSE-OUTPUT mode	24-31
24.4.2.11	FIXED-FREQUENCY PWM mode	24-32
24.4.2.12	VARIABLE-FREQUENCY PWM mode	24-32
24.4.2.13	MODULO COUNTING mode	24-33
24.4.3	Other features	24-34
24.4.3.1	Redundant OFLAG checking	24-34
24.4.3.2	Loopback checking	24-34
24.4.3.3	Input capture mode	24-34
24.4.3.4	Master/Slave mode	24-34
24.4.3.5	Watchdog timer	24-34
24.5	Interrupts	24-35
24.6	DMA	24-35
24.7	eTimer initialization	24-36

Chapter 25

Fault Collection and Control Unit (FCCU)

25.1	Introduction	25-1
25.1.1	Glossary and acronyms	25-2
25.2	Main features	25-2
25.3	Block diagram	25-3
25.4	Signal description	25-4
25.5	Register interface	25-4
25.6	Memory map and register description	25-4
25.6.1	FCCU Control Register (FCCU_CTRL)	25-6
25.6.2	FCCU CTRL Key Register (FCCU_CTRLK)	25-9
25.6.3	FCCU Configuration Register (FCCU_CFG)	25-9
25.6.4	FCCU CF Configuration Register <i>n</i> (FCCU_CF_CFG $_n$)	25-11
25.6.5	FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0)	25-14
25.6.6	FCCU CFS Configuration Register <i>n</i> (FCCU_CFS_CFG $_n$)	25-16
25.6.7	FCCU NCF Configuration Register <i>n</i> (FCCU_NCF_CFG $_n$)	25-17
25.6.8	FCCU CF Status Register <i>n</i> (FCCU_CFS $_n$)	25-18
25.6.9	FCCU CF Key Register (FCCU_CFK)	25-20
25.6.10	FCCU NCF Status Register 0 (FCCU_NCF_S0)	25-21
25.6.11	FCCU NCF Key Register (FCCU_NCFK)	25-23
25.6.12	FCCU NCF Enable Register 0 (FCCU_NCFE0)	25-23
25.6.13	FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0)	25-24
25.6.14	FCCU NCF Time-out Register (FCCU_NCF_TO)	25-25
25.6.15	FCCU CFG Time-out Register (FCCU_CFG_TO)	25-25
25.6.16	FCCU I/O Control Register (FCCU_EINOUT)	25-26
25.6.17	FCCU Status Register (FCCU_STAT)	25-28
25.6.18	FCCU CF Fake Register (FCCU_CFF)	25-29
25.6.19	FCCU NCF Fake Register (FCCU_NCF_F)	25-29
25.6.20	FCCU IRQ Status Register (FCCU_IRQ_STAT)	25-30
25.6.21	FCCU IRQ Enable Register (FCCU_IRQ_EN)	25-31
25.6.22	FCCU XTMR Register (FCCU_XTMR)	25-32
25.6.23	FCCU MCS Register (FCCU_MCS)	25-33
25.7	Functional description	25-34
25.7.1	Definitions	25-34
25.7.2	Finite State Machine (FSM) description	25-35
25.7.3	Definition of critical signals	25-36
25.7.4	Self-checking capabilities	25-36
25.7.5	Reset interface	25-37
25.7.6	Fault priority scheme and nesting	25-38

25.7.7	Fault recovery	25-38
25.7.8	FCCU fault inputs	25-43
25.7.8.1	Monitoring JTAGC and NPC	25-43
25.7.9	Module outputs	25-44
25.7.10	WKUP/NMI interface	25-44
25.7.11	STCU interface	25-45
25.7.12	NVM interface	25-46
25.7.13	FCCU_F interface	25-47
25.7.13.1	Dual-rail protocol	25-48
25.7.13.2	Time switching protocol	25-49
25.7.13.3	Bi-stable protocol	25-50

Chapter 26

Fast Ethernet Controller (FEC)

26.1	Introduction	26-1
26.1.1	Overview	26-1
26.1.2	Block diagram	26-2
26.1.3	Features	26-3
26.2	Modes of operation	26-3
26.2.1	Full and half duplex operation	26-3
26.2.2	Interface options	26-4
26.2.2.1	110 Mbps and 100 Mbps MII interface	26-4
26.2.2.2	10 Mbps 7-wire interface operation	26-4
26.2.3	Address recognition options	26-4
26.2.4	Internal loopback	26-4
26.3	Programming model	26-4
26.3.1	Top level module memory map	26-5
26.3.2	Detailed memory map (control/status registers)	26-5
26.3.3	MIB Block Counters Memory Map	26-7
26.3.4	Registers	26-9
26.3.4.1	Ethernet Identification Register (FEC_ID)	26-9
26.3.4.2	Ethernet Interrupt Event Register (EIR)	26-10
26.3.4.3	Ethernet Interrupt Mask Register (EIMR)	26-12
26.3.4.4	Receive Descriptor Active Register (RDAR)	26-14
26.3.4.5	Transmit Descriptor Active Register (TDAR)	26-14
26.3.4.6	Ethernet Control Register (ECR)	26-15
26.3.4.7	MI Management Frame Register (MMFR)	26-16
26.3.4.8	MI Speed Control Register (MSCR)	26-17
26.3.4.9	MIB Control Register (MIBC)	26-18
26.3.4.10	Receive Control Register (RCR)	26-19
26.3.4.11	Receive Hash Register (R_HASH)	26-20
26.3.4.12	Transmit Control Register (TCR)	26-21
26.3.4.13	Physical Address Low Register (PALR)	26-22
26.3.4.14	Physical Address Upper Register (PAUR)	26-23
26.3.4.15	Opcode/Pause Duration Register (OPD)	26-23
26.3.4.16	Descriptor Individual Upper Address Register (IAUR)	26-24
26.3.4.17	Descriptor Individual Lower Address Register (IALR)	26-25
26.3.4.18	Descriptor Group Upper Address Register (GAUR)	26-25
26.3.4.19	Descriptor Group Lower Address Register (GALR)	26-26
26.3.4.20	FIFO Identification Register (FIFO_ID)	26-27
26.3.4.21	Transmit FIFO Watermark Register (TFWR)	26-27
26.3.4.22	FIFO Receive Bound Register (FRBR)	26-28
26.3.4.23	FIFO Receive Start Register (FRSR)	26-29
26.3.4.24	Receive Descriptor Ring Start (ERDSR)	26-29
26.3.4.25	Transmit Buffer Descriptor Ring Start Register (ETDSR)	26-30
26.3.4.26	Receive Buffer Size Register (EMRBR)	26-31
26.4	Functional description	26-31
26.4.1	Initialization sequence	26-31
26.4.1.1	Hardware controlled initialization	26-32
26.4.2	User initialization (prior to asserting ECR[ETHER_EN])	26-32
26.4.3	Microcontroller Initialization	26-33
26.4.4	User initialization (after asserting ECR[ETHER_EN])	26-33

26.4.5	Network interface options	26-33
26.4.6	FEC frame transmission	26-34
26.4.7	FEC frame reception	26-35
26.4.8	Ethernet address recognition	26-36
26.4.9	Hash algorithm	26-38
26.4.10	Full duplex flow control	26-41
26.4.11	Inter-Packet Gap (IPG) time	26-42
26.4.12	Collision handling	26-42
26.4.13	Internal and external loopback	26-42
26.4.14	Ethernet error-handling procedure	26-43
26.4.14.1	Transmission errors	26-43
26.4.14.2	Reception errors	26-44
26.5	Buffer descriptors	26-44
26.5.1	Driver/DMA operation with buffer descriptors	26-44
26.5.1.1	Driver/DMA operation with transmit BDs	26-45
26.5.1.2	Driver/DMA operation with receive BDs	26-46
26.5.2	Ethernet receive buffer descriptor (RxBd)	26-46
26.5.3	Ethernet transmit buffer descriptor (TxBD)	26-48

Chapter 27

FlexCAN Module

27.1	Introduction	27-1
27.1.1	Overview	27-2
27.1.2	FlexCAN module features	27-2
27.1.3	Modes of operation	27-3
27.2	External signal description	27-4
27.2.1	Overview	27-4
27.2.2	Signal descriptions	27-4
27.2.2.1	RxD	27-4
27.2.2.2	TxD	27-4
27.3	Memory map and register description	27-4
27.3.1	FlexCAN memory mapping	27-4
27.3.2	Message buffer structure	27-6
27.3.3	Rx FIFO structure	27-10
27.3.4	Register descriptions	27-12
27.3.4.1	Module Configuration Register (MCR)	27-12
27.3.4.2	Control Register (CTRL)	27-16
27.3.4.3	Free Running Timer (TIMER)	27-19
27.3.4.4	Rx Global Mask (RXGMASK)	27-20
27.3.4.5	Rx 14 Mask (RX14MASK)	27-20
27.3.4.6	Rx 15 Mask (RX15MASK)	27-21
27.3.4.7	Error Counter Register (ECR)	27-22
27.3.4.8	Error and Status Register (ESR)	27-23
27.3.4.9	Interrupt Masks 1 Register (IMASK1)	27-26
27.3.4.10	Interrupt Flags 1 Register (IFLAG1)	27-27
27.3.4.11	Rx Individual Mask Registers (RXIMR0–RXIMR31)	27-28
27.4	Functional description	27-30
27.4.1	Overview	27-30
27.4.2	Transmit process	27-30
27.4.3	Arbitration process	27-31
27.4.4	Receive process	27-32
27.4.5	Matching process	27-33
27.4.6	Data coherence	27-34
27.4.6.1	Transmission abort mechanism	27-34
27.4.6.2	Message buffer deactivation	27-35
27.4.6.3	Message buffer lock mechanism	27-36
27.4.7	Rx FIFO	27-37
27.4.7.1	Precautions when using Global Mask and Individual Mask registers	27-38
27.4.8	CAN protocol related features	27-38
27.4.8.1	Remote frames	27-38
27.4.8.2	Overload frames	27-39
27.4.8.3	Time stamp	27-39

27.4.8.4	Protocol timing	27-39
27.4.8.5	Arbitration and matching timing	27-42
27.4.8.6	Freeze mode	27-42
27.4.8.7	Module disable mode	27-43
27.4.8.8	Stop mode	27-43
27.4.9	Interrupts	27-44
27.4.10	Bus interface	27-45
27.5	Initialization/application information	27-45
27.5.1	FlexCAN initialization sequence	27-45
27.5.2	FlexCAN addressing and RAM size configurations	27-47

Chapter 28

Motor Control Pulse Width Modulator Module (FlexPWM)

28.1	Introduction	28-1
28.1.1	Overview	28-1
28.1.2	Features	28-1
28.1.3	Modes of operation	28-2
28.1.4	Block diagrams	28-3
28.1.4.1	Module level	28-3
28.1.4.2	PWM submodule	28-4
28.2	External signal descriptions	28-4
28.2.1	PWMA[n] and PWMB[n]—External PWM pair	28-4
28.2.2	PWMX[n]—Auxiliary PWM signal	28-4
28.2.3	FAULT[n]—Fault inputs	28-4
28.2.4	EXT_SYNC—External Synchronization Signal	28-5
28.2.5	EXT_FORCE—External Output Force Signal	28-5
28.2.6	OUT_TRIG0[n] and OUT_TRIG1[n]—Output Triggers	28-5
28.2.7	EXT_CLK—External Clock Signal	28-5
28.3	Memory map and registers	28-5
28.3.1	FlexPWM module memory map	28-5
28.3.2	Register descriptions	28-11
28.3.2.1	Counter Register (CNT)	28-11
28.3.2.2	Initial Count Register (INIT)	28-12
28.3.2.3	Control 2 Register (CTRL2)	28-12
28.3.2.4	Control 1 Register (CTRL1)	28-14
28.3.2.5	Value Register 0 (VAL0)	28-16
28.3.2.6	Value Register 1 (VAL1)	28-17
28.3.2.7	Value Register 2 (VAL2)	28-17
28.3.2.8	Value Register 3 (VAL3)	28-18
28.3.2.9	Value Register 4 (VAL4)	28-18
28.3.2.10	Value Register 5 (VAL5)	28-19
28.3.2.11	Output Control Register (OCTRL)	28-19
28.3.2.12	Status Register (STS)	28-20
28.3.2.13	Interrupt Enable Register (INTEN)	28-21
28.3.2.14	DMA Enable Register (DMAEN)	28-22
28.3.2.15	Output Trigger Control Register (TCTRL)	28-23
28.3.2.16	Fault Disable Mapping Register (DISMAP)	28-24
28.3.2.17	Deadtime Count Registers (DTCNT0, DTCNT1)	28-24
28.3.2.18	Capture Control X Register (CAPTCTRLX)	28-25
28.3.2.19	Capture Compare X Register (CAPTCMPX)	28-27
28.3.2.20	Capture Value 0 Register (CVAL0)	28-27
28.3.2.21	Capture Value 0 Cycle Register (CVAL0CYC)	28-27
28.3.2.22	Capture Value 1 Register (CVAL1)	28-28
28.3.2.23	Capture Value 1 Cycle Register (CVAL1CYC)	28-28
28.3.3	Configuration Registers	28-28
28.3.3.1	Output Enable Register (OUTEN)	28-28
28.3.3.2	Mask Register (MASK)	28-29
28.3.3.3	Software Controlled Output Register (SWCOUT)	28-30
28.3.3.4	Deadtime Source Select Register (DTSRCSEL)	28-31
28.3.3.5	Master Control Register (MCTRL)	28-33
28.3.4	Fault Channel Registers	28-34
28.3.4.1	Fault Control Register (FCTRL)	28-34

28.3.4.2	Fault Status Register (FSTS)	28-35
28.3.4.3	Fault Filter Register (FFILT)	28-36
28.4	Functional description	28-37
28.4.1	Block diagram	28-37
28.4.2	PWM capabilities	28-37
28.4.2.1	Center aligned PWMs	28-37
28.4.2.2	Edge aligned PWMs	28-38
28.4.2.3	Phase shifted PWMs	28-39
28.4.2.4	Double switching PWMs	28-40
28.4.2.5	ADC Triggering	28-41
28.4.2.6	Enhanced capture capabilities (E-Capture)	28-43
28.4.2.7	Synchronous switching of multiple outputs	28-45
28.4.3	Functional details	28-46
28.4.3.1	PWM clocking	28-46
28.4.3.2	Register reload logic	28-47
28.4.3.3	Counter synchronization	28-48
28.4.3.4	PWM generation	28-49
28.4.3.5	Output compare capabilities	28-50
28.4.3.6	Force out logic	28-50
28.4.3.7	Independent or complementary channel operation	28-51
28.4.3.8	Deadtime insertion logic	28-52
28.4.3.9	Output logic	28-57
28.4.3.10	E-Capture	28-58
28.4.3.11	Fault protection	28-59
28.4.4	PWM generator loading	28-62
28.4.4.1	Load enable	28-62
28.4.4.2	Load frequency	28-63
28.4.4.3	Reload flag	28-64
28.4.4.4	Reload errors	28-64
28.4.4.5	Initialization	28-64
28.5	Resets	28-65
28.6	Clocks	28-65
28.7	Interrupts	28-65
28.8	DMA	28-66

Chapter 29

FlexRay Communication Controller (FLEXRAY)

29.1	Introduction	29-1
29.1.1	Reference	29-1
29.1.2	Glossary	29-1
29.1.3	Color Coding	29-2
29.1.4	Overview	29-2
29.1.5	Features	29-4
29.1.6	Modes of Operation	29-5
29.1.6.1	Disabled Mode	29-5
29.1.6.2	Normal Mode	29-5
29.2	External Signal Description	29-6
29.2.1	Detailed Signal Descriptions	29-6
29.2.1.1	FR_A_RX — Receive Data Channel A	29-6
29.2.1.2	FR_A_TX — Transmit Data Channel A	29-6
29.2.1.3	FR_A_TX_EN — Transmit Enable Channel A	29-7
29.2.1.4	FR_B_RX — Receive Data Channel B	29-7
29.2.1.5	FR_B_TX — Transmit Data Channel B	29-7
29.2.1.6	FR_B_TX_EN — Transmit Enable Channel B	29-7
29.2.1.7	FR_DBG[3], FR_DBG[2], FR_DBG[1], FR_DBG[0] — Strobe Signals	29-7
29.3	Controller Host Interface Clocking	29-7
29.4	Protocol Engine Clocking	29-7
29.4.1	Oscillator Clocking	29-7
29.5	Memory Map and Register Description	29-8
29.5.1	Memory Map	29-8
29.5.2	Register Descriptions	29-11
29.5.2.1	Register Reset	29-12

29.5.2.2	Register Write Access	29-12
29.5.2.3	Module Version Register (FR_MVR)	29-14
29.5.2.4	Module Configuration Register (FR_MCR)	29-14
29.5.2.5	System Memory Base Address Register (FR_SYMBADR)	29-16
29.5.2.6	Strobe Signal Control Register (FR_STBSCR)	29-17
29.5.2.7	Message Buffer Data Size Register (FR_MBDSR)	29-19
29.5.2.8	Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)	29-19
29.5.2.9	PE DRAM Access Register (FR_PEDRAR)	29-20
29.5.2.10	PE DRAM Data Register (FR_PEDRDR)	29-21
29.5.2.11	Protocol Operation Control Register (FR_POOCR)	29-21
29.5.2.12	Global Interrupt Flag and Enable Register (FR_GIFER)	29-23
29.5.2.13	Protocol Interrupt Flag Register 0 (FR_PIFR0)	29-25
29.5.2.14	Protocol Interrupt Flag Register 1 (FR_PIFR1)	29-27
29.5.2.15	Protocol Interrupt Enable Register 0 (FR_PIER0)	29-28
29.5.2.16	Protocol Interrupt Enable Register 1 (FR_PIER1)	29-30
29.5.2.17	CHI Error Flag Register (FR_CHIERFR)	29-30
29.5.2.18	Message Buffer Interrupt Vector Register (FR_MBIVEC)	29-33
29.5.2.19	Channel A Status Error Counter Register (FR_CASERCR)	29-33
29.5.2.20	Channel B Status Error Counter Register (FR_CBSERCR)	29-34
29.5.2.21	Protocol Status Register 0 (FR_PSR0)	29-34
29.5.2.22	Protocol Status Register 1 (FR_PSR1)	29-35
29.5.2.23	Protocol Status Register 2 (FR_PSR2)	29-36
29.5.2.24	Protocol Status Register 3 (FR_PSR3)	29-38
29.5.2.25	Macrotick Counter Register (FR_MTCTR)	29-40
29.5.2.26	Cycle Counter Register (FR_CYCTR)	29-40
29.5.2.27	Slot Counter Channel A Register (FR_SLCTAR)	29-41
29.5.2.28	Slot Counter Channel B Register (FR_SLCTBR)	29-41
29.5.2.29	Rate Correction Value Register (FR_RTCORVR)	29-41
29.5.2.30	Offset Correction Value Register (FR_OFCORVR)	29-42
29.5.2.31	Combined Interrupt Flag Register (FR_CIFR)	29-42
29.5.2.32	System Memory Access Time-Out Register (FR_SYMATOR)	29-43
29.5.2.33	Sync Frame Counter Register (FR_SFCNTR)	29-44
29.5.2.34	Sync Frame Table Offset Register (FR_SFTOR)	29-45
29.5.2.35	Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)	29-45
29.5.2.36	Sync Frame ID Rejection Filter Register (FR_SFIDRFR)	29-47
29.5.2.37	Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)	29-47
29.5.2.38	Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)	29-47
29.5.2.39	Network Management Vector Registers (FR_NMVR0–FR_NMVR5)	29-48
29.5.2.40	Network Management Vector Length Register (FR_NMVLR)	29-49
29.5.2.41	Timer Configuration and Control Register (FR_TICCR)	29-49
29.5.2.42	Timer 1 Cycle Set Register (FR_T1CYSR)	29-50
29.5.2.43	Timer 1 Macrotick Offset Register (FR_T1MTOR)	29-51
29.5.2.44	Timer 2 Configuration Register 0 (FR_T2CR0)	29-51
29.5.2.45	Timer 2 Configuration Register 1 (FR_T2CR1)	29-52
29.5.2.46	Slot Status Selection Register (FR_SSSR)	29-53
29.5.2.47	Slot Status Counter Condition Register (FR_SSCCR)	29-54
29.5.2.48	Slot Status Registers (FR_SSR0–FR_SSR7)	29-55
29.5.2.49	Slot Status Counter Registers (FR_SSCR0–FR_SSCR3)	29-57
29.5.2.50	MTS A Configuration Register (FR_MTSACFR)	29-58
29.5.2.51	MTS B Configuration Register (MTSBCFR)	29-58
29.5.2.52	Receive Shadow Buffer Index Register (FR_RSBIR)	29-59
29.5.2.53	Receive FIFO Start Data Offset Register (FR_RFSODOR)	29-59
29.5.2.54	Receive FIFO System Memory Base Address Register (FR_RFSYMBADR)	29-60
29.5.2.55	Receive FIFO Periodic Timer Register (FR_RFPTR)	29-61
29.5.2.56	Receive FIFO Watermark and Selection Register (FR_RFWMSR)	29-61
29.5.2.57	Receive FIFO Start Index Register (FR_RFSIR)	29-62
29.5.2.58	Receive FIFO Depth and Size Register (RFDSR)	29-62
29.5.2.59	Receive FIFO A Read Index Register (FR_RFARIR)	29-63
29.5.2.60	Receive FIFO B Read Index Register (FR_RFBIRIR)	29-63
29.5.2.61	Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)	29-64
29.5.2.62	Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)	29-64
29.5.2.63	Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)	29-65
29.5.2.64	Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFR)	29-65

29.5.2.65	Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)	29-65
29.5.2.66	Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)	29-66
29.5.2.67	Receive FIFO Range Filter Control Register (FR_RFRFCTR)	29-66
29.5.2.68	Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)	29-67
29.5.2.69	Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)	29-68
29.5.2.70	Protocol Configuration Registers	29-68
29.5.2.71	ECC Error Interrupt Flag and Enable Register (FR_EEIFER)	29-77
29.5.2.72	ECC Error Report and Injection Control Register (FR_EEICR)	29-78
29.5.2.73	ECC Error Report Address Register (FR_EEARAR)	29-79
29.5.2.74	ECC Error Report Data Register (FR_EERDR)	29-80
29.5.2.75	ECC Error Report Code Register (FR_EERCRCR)	29-81
29.5.2.76	ECC Error Injection Address Register (FR_EEIAR)	29-82
29.5.2.77	ECC Error Injection Data Register (FR_EEIDR)	29-82
29.5.2.78	ECC Error Injection Code Register (FR_EEICR)	29-83
29.5.2.79	Message Buffer Configuration, Control, Status Registers (FR_MBCCSR n)	29-83
29.5.2.80	Message Buffer Cycle Counter Filter Registers (FR_MBCCFR n)	29-85
29.5.2.81	Message Buffer Frame ID Registers (FR_MBFIDR n)	29-86
29.5.2.82	Message Buffer Index Registers (FR_MBIDX n)	29-87
29.5.2.83	Message Buffer Data Field Offset Registers (FR_MBDOR n)	29-87
29.5.2.84	LRAM ECC Error Test Registers (FR_LEETR n)	29-88
29.6	Functional Description	29-88
29.6.1	Message Buffer Concept	29-88
29.6.2	Physical Message Buffer	29-88
29.6.2.1	Message Buffer Header Field	29-89
29.6.2.2	Message Buffer Data Field	29-89
29.6.3	Message Buffer Types	29-90
29.6.3.1	Individual Message Buffers	29-90
29.6.3.2	Receive Shadow Buffers	29-91
29.6.3.3	Receive FIFO	29-92
29.6.3.4	Message Buffer Configuration and Control Data	29-94
29.6.3.5	Individual Message Buffer Control Data	29-95
29.6.3.6	Receive Shadow Buffer Configuration Data	29-95
29.6.3.7	Receive FIFO Control and Configuration Data	29-95
29.6.4	Flexray Memory Area Layout	29-96
29.6.4.1	Flexray Memory Area Layout (FR_MCR[FAM] = 0)	29-96
29.6.4.2	FlexRay Memory Area Layout (FR_MCR[FAM] = 1)	29-97
29.6.4.3	Message Buffer Header Area (FR_MCR[FAM] = 0)	29-98
29.6.4.4	Message Buffer Header Area (FR_MCR[FAM] = 1)	29-99
29.6.4.5	FIFO Message Buffer Header Area (FR_MCR[FAM] = 1)	29-99
29.6.4.6	Message Buffer Data Area	29-99
29.6.4.7	Sync Frame Table Area	29-99
29.6.5	Physical Message Buffer Description	29-99
29.6.5.1	Message Buffer Protection and Data Consistency	29-99
29.6.5.2	Message Buffer Header field description	29-100
29.6.5.3	Message Buffer Data field description	29-106
29.6.6	Individual Message Buffer Functional Description	29-108
29.6.6.1	Individual Message Buffer Configuration	29-108
29.6.6.2	Transmit Message Buffers	29-109
29.6.6.3	Receive Message Buffers	29-118
29.6.7	Individual Message Buffer Search	29-124
29.6.7.1	Message Buffer Cycle Counter Filtering	29-126
29.6.7.2	Message Buffer Channel Assignment Consistency	29-126
29.6.7.3	Node Related Slot Multiplexing	29-126
29.6.7.4	Message Buffer Search Error	29-127
29.6.8	Individual Message Buffer Reconfiguration	29-127
29.6.8.1	Reconfiguration Schemes	29-127
29.6.9	Receive FIFOs	29-128
29.6.9.1	Overview	29-128
29.6.9.2	FIFO Configuration	29-128
29.6.9.3	FIFO Periodic Timer	29-129
29.6.9.4	FIFO Reception	29-129
29.6.9.5	FIFO Almost-Full Interrupt Generation	29-130
29.6.9.6	FIFO Overflow Error Generation	29-130

29.6.9.7	FIFO Message Access	29-130
29.6.9.8	FIFO Update	29-131
29.6.9.9	FIFO Filtering	29-131
29.6.10	Channel Device Modes	29-134
29.6.10.1	Dual Channel Device Mode	29-134
29.6.10.2	Single Channel Device Mode	29-135
29.6.11	External Clock Synchronization	29-136
29.6.12	Sync Frame ID and Sync Frame Deviation Tables	29-137
29.6.12.1	Sync Frame ID Table Content	29-137
29.6.12.2	Sync Frame Deviation Table Content	29-138
29.6.12.3	Sync Frame ID and Sync Frame Deviation Table Setup	29-138
29.6.12.4	Sync Frame ID and Sync Frame Deviation Table Generation	29-138
29.6.12.5	Sync Frame Table Access	29-140
29.6.13	MTS Generation	29-140
29.6.14	Key Slot Transmission	29-141
29.6.14.1	Key Slot Assignment	29-141
29.6.14.2	Key Slot Transmission in POC:startup	29-141
29.6.14.3	Key Slot Transmission in POC:normal active	29-141
29.6.15	Sync Frame Filtering	29-141
29.6.15.1	Sync Frame Acceptance Filtering	29-142
29.6.15.2	Sync Frame Rejection Filtering	29-142
29.6.16	Strobe Signal Support	29-142
29.6.16.1	Strobe Signal Assignment	29-142
29.6.16.2	Strobe Signal Timing	29-143
29.6.17	Timer Support	29-143
29.6.17.1	Absolute Timer T1	29-144
29.6.17.2	Absolute / Relative Timer T2	29-144
29.6.18	Slot Status Monitoring	29-144
29.6.18.1	Channel Status Error Counter Registers	29-146
29.6.18.2	Protocol Status Registers	29-147
29.6.18.3	Slot Status Registers	29-147
29.6.18.4	Slot Status Counter Registers	29-147
29.6.18.5	Message Buffer Slot Status Field	29-148
29.6.19	System Bus Access	29-148
29.6.19.1	System Bus Access Failure Types	29-148
29.6.19.2	System Bus Access Failure Response	29-149
29.6.20	Interrupt Support	29-150
29.6.20.1	Individual Interrupt Sources	29-150
29.6.20.2	Combined Interrupt Sources	29-150
29.6.21	Lower Bit Rate Support	29-154
29.6.22	PE Data Memory (PE DRAM)	29-155
29.6.22.1	PE DRAM Read Access	29-155
29.6.22.2	PE DRAM Write Access	29-156
29.6.22.3	PE DRAM Write Access Limitations	29-156
29.6.23	CHI Lookup-Table Memory (CHI LRAM)	29-156
29.6.23.1	CHI LRAM Read and Write Access	29-157
29.6.24	Memory Content Error Detection	29-157
29.6.24.1	Memory Error Types	29-157
29.6.24.2	Memory Error Reporting	29-158
29.6.24.3	Memory Error Response	29-160
29.6.25	Memory Error Injection	29-161
29.6.25.1	CHI LRAM Error Injection	29-162
29.6.25.2	PE DRAM Error Injection	29-162
29.7	Application Information	29-163
29.7.1	Module Configuration	29-163
29.7.1.1	Configure System Memory Access Time-Out Register (FR_SYMATOR)	29-163
29.7.1.2	Configure Data Field Offsets	29-164
29.7.2	Initialization Sequence	29-164
29.7.2.1	Module Initialization	29-165
29.7.2.2	Protocol Initialization	29-165
29.7.2.3	CHI LRAM Initialization	29-165
29.7.2.4	PE DRAM Initialization	29-166
29.7.3	Memory Error Injection out of POC:default config	29-166

29.7.3.1CHI LRAM Error Injection out of POC:default config	29-166
29.7.3.2PE DRAM Error Injection out of POC:default config	29-166
29.7.4 Shut Down Sequence	29-166
29.7.5 Number of Usable Message Buffers	29-166
29.7.6 Protocol Control Command Execution	29-168
29.7.7 Message Buffer Search on Simple Message Buffer Configuration	29-169
29.7.7.1Simple Message Buffer Configuration	29-169
29.7.7.2Behavior in static segment	29-170
29.7.7.3Behavior in dynamic segment	29-170

Chapter 30 Frequency-Modulated Phase-Locked Loop (FMPLL)

30.1 Introduction	30-1
30.2 Overview	30-1
30.3 Features	30-1
30.4 Memory map	30-2
30.5 Register descriptions	30-2
30.5.1 Control Register (CR)	30-3
30.5.2 Modulation Register (MR)	30-4
30.6 Functional description	30-5
30.6.1 Normal mode	30-5
30.6.2 Progressive clock switching	30-6
30.6.3 Normal mode with frequency modulation	30-6
30.6.4 Power down mode	30-7
30.7 Recommendations	30-7

Chapter 31 Inter-Integrated Circuit Bus Controller Module (I²C)

31.1 Introduction	31-1
31.1.1 Features	31-1
31.1.2 Block diagram	31-1
31.1.3 DMA interface	31-2
31.1.4 Modes of operation	31-3
31.2 External signal description	31-3
31.3 Memory map and registers	31-3
31.3.1 Module memory map	31-4
31.3.2 Register descriptions	31-4
31.3.2.1I ² C Bus Address Register (IBAD)	31-4
31.3.2.2I ² C Bus Frequency Divider Register (IBFD)	31-5
31.3.2.3I ² C Bus Control Register (IBCR)	31-8
31.3.2.4I ² C Bus Status Register (IBSR)	31-9
31.3.2.5I ² C Bus Data I/O Register (IBDR)	31-10
31.3.2.6I ² C Bus Interrupt Configuration Register (IBIC)	31-11
31.4 Functional description	31-11
31.4.1 I-Bus protocol	31-11
31.4.1.1START signal	31-12
31.4.1.2Slave address transmission	31-13
31.4.1.3Data transfer	31-13
31.4.1.4STOP signal	31-13
31.4.1.5Repeated START signal	31-14
31.4.1.6Arbitration procedure	31-14
31.4.1.7Clock synchronization	31-14
31.4.1.8Handshaking	31-15
31.4.1.9Clock stretching	31-15
31.4.2 Interrupts	31-15
31.4.2.1General	31-15
31.4.2.2Interrupt description	31-15
31.5 Initialization/application information	31-16
31.5.1 I ² C programming examples	31-16
31.5.1.1Initialization sequence	31-16

31.5.1.2	Generation of START	31-16
31.5.1.3	Post-transfer software response	31-16
31.5.1.4	Generation of STOP	31-17
31.5.1.5	Generation of repeated START	31-18
31.5.1.6	Slave mode	31-18
31.5.1.7	Arbitration lost	31-18
31.5.2	DMA application information	31-20
31.5.2.1	DMA mode, master transmit	31-20
31.5.2.2	DMA mode, master receive	31-21
31.5.2.3	Exiting DMA mode, system requirement considerations	31-22

Chapter 32

Interrupt Controller (INTC)

32.1	Introduction	32-1
32.1.1	Module overview	32-1
32.1.2	Block diagram	32-1
32.1.3	Features	32-2
32.2	Modes of operation	32-3
32.2.1	Normal mode	32-3
32.2.1.1	Software vector mode	32-3
32.2.1.2	Hardware vector mode	32-3
32.2.2	Debug mode	32-4
32.3	Memory map and register description	32-4
32.3.1	Memory map	32-4
32.3.2	Register information	32-5
32.3.2.1	INTC Block Configuration Register (INTC_BCR)	32-5
32.3.2.2	INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)	32-6
32.3.2.3	INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)	32-7
32.3.2.4	INTC End of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)	32-8
32.3.2.5	INTC Software Set/Clear Interrupt Registers (INTC_SSCIR0_3 and INTC_SSCIR4_7)	32-9
32.3.2.6	INTC Priority Select Registers (INTC_PSR0_3—INTC_PSR336)	32-10
32.4	Functional description	32-13
32.4.1	Interrupt request sources	32-13
32.4.1.1	Peripheral interrupt requests	32-13
32.4.1.2	Software settable interrupt requests	32-13
32.4.1.3	Unique vector for each interrupt request source	32-13
32.4.2	Priority management	32-14
32.4.2.1	Current priority and preemption	32-14
32.4.2.2	LIFO	32-15
32.4.3	Handshaking with processor	32-15
32.4.3.1	Software vector mode handshaking	32-15
32.4.3.2	Hardware vector mode handshaking	32-16
32.5	Initialization/application information	32-17
32.5.1	Initialization flow	32-17
32.5.2	Interrupt exception handler	32-18
32.5.3	ISR, RTOS, and task hierarchy	32-19
32.5.4	Order of execution	32-20
32.5.5	Priority ceiling protocol	32-21
32.5.5.1	Elevating priority	32-21
32.5.5.2	Ensuring coherency	32-22
32.5.6	Selecting priorities according to request rates and deadlines	32-22
32.5.7	Software settable interrupt requests	32-23
32.5.7.1	Scheduling a lower priority portion of an ISR	32-23
32.5.7.2	Scheduling an ISR on another processor	32-23
32.5.8	Lowering priority within an ISR	32-24
32.5.9	Negating an interrupt request outside of its ISR	32-24
32.5.9.1	Negating an interrupt request as a side effect of an ISR	32-24
32.5.9.2	Negating multiple interrupt requests in one ISR	32-24
32.5.9.3	Proper setting of interrupt request priority	32-24
32.5.10	Examining LIFO contents	32-25
32.6	Interrupt sources	32-25

Chapter 33

JTAG Controller (JTAGC)

33.1	Introduction	33-1
33.1.1	Overview	33-1
33.1.2	Features	33-1
33.1.3	Modes of operation	33-2
33.1.3.1	Reset	33-2
33.1.3.2	IEEE 1149.1-2001 defined test modes	33-2
33.1.3.3	Bypass mode	33-3
33.2	External signal description	33-3
33.2.1	Overview	33-3
33.2.2	Detailed signal descriptions	33-3
33.2.2.1	TCK—Test Clock Input	33-3
33.2.2.2	TDI—Test Data Input	33-3
33.2.2.3	TDO—Test Data Output	33-3
33.2.2.4	TMS—Test Mode Select	33-4
33.2.2.5	JCOMP—JTAG Compliancy	33-4
33.3	Register description	33-4
33.3.1	Register descriptions	33-4
33.3.1.1	Instruction Register	33-4
33.3.1.2	Bypass Register	33-4
33.3.1.3	Device Identification Register	33-5
33.3.1.4	CENSOR_CTRL Register	33-5
33.3.1.5	TEST_CTRL Register	33-6
33.3.1.6	Boundary Scan Register	33-7
33.4	Functional description	33-7
33.4.1	JTAGC reset configuration	33-7
33.4.2	IEEE 1149.1-2001 (JTAG) test access port	33-7
33.4.3	TAP controller state machine	33-7
33.4.3.1	Enabling the TAP controller	33-10
33.4.3.2	Selecting an IEEE 1149.1-2001 register	33-10
33.4.4	Enabling debug of a censored device	33-10
33.4.5	JTAGC block instructions	33-12
33.4.5.1	IDCODE instruction	33-13
33.4.5.2	SAMPLE/PRELOAD instruction	33-13
33.4.5.3	SAMPLE instruction	33-13
33.4.5.4	EXTTEST—External Test instruction	33-14
33.4.5.5	TEST_CTRL instruction	33-14
33.4.5.6	CENSOR_CTRL instruction	33-14
33.4.5.7	HIGHZ instruction	33-14
33.4.5.8	CLAMP instruction	33-14
33.4.5.9	ACCESS_AUX_TAP_x instructions	33-14
33.4.5.10	BYPASS instruction	33-15
33.4.6	Boundary scan	33-15
33.5	Initialization/application information	33-15

Chapter 34

LIN Controller (LINFlexD)

34.1	Introduction	34-1
34.2	Main features	34-1
34.2.1	LIN mode features	34-2
34.2.2	UART mode features	34-2
34.3	The LIN protocol	34-3
34.3.1	Dominant and recessive logic levels	34-3
34.3.2	LIN frames	34-3
34.3.3	LIN header	34-4
34.3.3.1	Break field	34-4
34.3.3.2	Sync pattern	34-4
34.3.4	Response	34-5
34.3.4.1	Data field	34-5

34.3.4.2	Identifier	34-5
34.3.4.3	Checksum	34-5
34.4	LINFlexD and software intervention	34-6
34.5	Summary of operating modes	34-6
34.6	Controller-level operating modes	34-7
34.6.1	Initialization mode	34-7
34.6.2	Normal mode	34-8
34.6.3	Sleep (low-power) mode	34-8
34.7	LIN modes	34-8
34.7.1	Master mode	34-8
34.7.1.1	LIN header transmission	34-8
34.7.1.2	Data transmission (transceiver as publisher)	34-9
34.7.1.3	Data reception (transceiver as subscriber)	34-9
34.7.1.4	Error detection and handling	34-9
34.7.2	Slave mode	34-9
34.7.2.1	Data transmission (transceiver as publisher)	34-10
34.7.2.2	Data reception (transceiver as subscriber)	34-10
34.7.2.3	Data discard	34-11
34.7.2.4	Error detection and handling	34-11
34.7.2.5	Valid header	34-12
34.7.2.6	Valid message	34-12
34.7.2.7	Overrun	34-12
34.7.3	Slave mode with identifier filtering	34-12
34.7.3.1	Filter submodes	34-12
34.7.3.2	Identifier filter submode configuration	34-13
34.7.4	Slave mode with automatic resynchronization	34-14
34.7.4.1	Automatic resynchronization method	34-15
34.7.4.2	Deviation error on the sync field	34-15
34.8	Test modes	34-16
34.8.1	Loop Back mode	34-16
34.8.2	Self-test mode	34-16
34.9	UART mode	34-17
34.9.1	Data frame structure	34-17
34.9.1.1	8-bit data frame	34-17
34.9.1.2	9-bit data frame	34-17
34.9.1.3	16-bit data frame	34-18
34.9.1.4	17-bit data frame	34-18
34.9.2	Buffer	34-18
34.9.3	UART transmitter	34-19
34.9.4	UART receiver	34-20
34.10	Memory map and register description	34-22
34.10.1	LIN Control Register 1 (LINC1)	34-25
34.10.2	LIN Interrupt Enable Register (LINIER)	34-27
34.10.3	LIN Status Register (LINSR)	34-29
34.10.4	LIN Error Status Register (LINESR)	34-32
34.10.5	UART Mode Control Register (UARTCR)	34-33
34.10.6	UART Mode Status Register (UARTSR)	34-36
34.10.7	LIN Timeout Control Status Register (LINTCSR)	34-38
34.10.8	LIN Output Compare Register (LINOOCR)	34-39
34.10.9	LIN Timeout Control Register (LINTOCR)	34-39
34.10.10	LIN Fractional Baud Rate Register (LINFBR)	34-40
34.10.11	LIN Integer Baud Rate Register (LINIBRR)	34-40
34.10.12	LIN Checksum Field Register (LINCFR)	34-41
34.10.13	LIN Control Register 2 (LINC2)	34-42
34.10.14	Buffer Identifier Register (BIDR)	34-43
34.10.15	Buffer Data Register Least Significant (BDRL) register	34-44
34.10.16	Buffer Data Register Most Significant (BDRM) register	34-45
34.10.17	Identifier Filter Enable Register (IFER)	34-45
34.10.18	Identifier Filter Match Index (IFMI) register	34-46
34.10.19	Identifier Filter Mode Register (IFMR)	34-47
34.10.20	Identifier Filter Control Registers (IFCR0–IFCR15)	34-47
34.10.21	Global Control Register (GCR)	34-48
34.10.22	UART Preset Timeout (UARTPTO) register	34-49

34.10.23	UART Current Timeout (UARTCTO) register	34-50
34.10.24	DMA Tx Enable (DMATXE) register	34-51
34.10.25	DMA Rx Enable (DMARXE) register	34-51
34.11	DMA interface	34-52
34.11.1	Master node, TX mode	34-53
34.11.2	Master node, RX mode	34-56
34.11.3	Slave node, TX mode	34-59
34.11.4	Slave node, RX mode	34-62
34.11.5	UART node, TX mode	34-65
34.11.6	UART node, RX mode	34-68
34.11.7	Use cases and limitations	34-71
34.12	Functional description	34-72
34.12.1	18-bit timeout counter	34-72
34.12.1.1	LIN timeout mode	34-72
34.12.1.2	Output compare mode	34-73
34.12.2	Interrupts	34-73
34.12.3	Fractional baud rate generation	34-74
34.13	Programming considerations	34-76
34.13.1	Master node	34-76
34.13.2	Slave node	34-77
34.13.3	Extended frames	34-80
34.13.4	Timeout	34-81
34.13.5	UART mode	34-81

Chapter 35

Mode Entry Module (MC_ME)

35.1	Introduction	35-1
35.1.1	Overview	35-1
35.1.2	Features	35-1
35.1.3	Modes of operation	35-2
35.2	External signal description	35-3
35.3	Memory map and register description	35-3
35.3.1	Memory map	35-3
35.3.2	Register Description	35-12
35.3.2.1	Global Status Register (ME_GS)	35-13
35.3.2.2	Mode Control Register (ME_MCTL)	35-15
35.3.2.3	Mode Enable Register (ME_ME)	35-16
35.3.2.4	Interrupt Status Register (ME_IS)	35-17
35.3.2.5	Interrupt Mask Register (ME_IM)	35-18
35.3.2.6	Invalid Mode Transition Status Register (ME_IMTS)	35-19
35.3.2.7	Debug Mode Transition Status Register (ME_DMTS)	35-20
35.3.2.8	RESET Mode Configuration Register (ME_RESET_MC)	35-23
35.3.2.9	TEST Mode Configuration Register (ME_TEST_MC)	35-23
35.3.2.10	SAFE Mode Configuration Register (ME_SAFE_MC)	35-24
35.3.2.11	DRUN Mode Configuration Register (ME_DRUN_MC)	35-24
35.3.2.12	RUN0...3 Mode Configuration Registers (ME_RUN0...3_MC)	35-25
35.3.2.13	HALT0 Mode Configuration Register (ME_HALT0_MC)	35-25
35.3.2.14	STOP0 Mode Configuration Register (ME_STOP0_MC)	35-26
35.3.2.15	Peripheral Status Register 0 (ME_PS0)	35-28
35.3.2.16	Peripheral Status Register 1 (ME_PS1)	35-28
35.3.2.17	Peripheral Status Register 2 (ME_PS2)	35-29
35.3.2.18	Peripheral Status Register 3 (ME_PS3)	35-29
35.3.2.19	Run Peripheral Configuration Registers (ME_RUN_PC0...7)	35-30
35.3.2.20	Low-Power Peripheral Configuration Registers (ME_LP_PC0...7)	35-31
35.3.2.21	Peripheral Control Registers (ME_PCTL0...143)	35-31
35.4	Functional description	35-32
35.4.1	Mode transition request	35-32
35.4.2	Modes details	35-34
35.4.2.1	RESET mode	35-34
35.4.2.2	DRUN mode	35-34
35.4.2.3	SAFE mode	35-34
35.4.2.4	TEST mode	35-35

35.4.2.5RUN0...3 modes	35-35
35.4.2.6HALT0 mode	35-36
35.4.2.7STOP0 mode	35-36
35.4.3 Mode transition process	35-37
35.4.3.1Target mode request	35-37
35.4.3.2Target mode configuration loading	35-38
35.4.3.3Peripheral clocks disable	35-39
35.4.3.4Processor low-power mode entry	35-39
35.4.3.5Processor and system memory clock disable	35-39
35.4.3.6Clock sources switch-on	35-40
35.4.3.7Flash modules switch-on	35-40
35.4.3.8Pad outputs-on	35-40
35.4.3.9Peripheral clocks enable	35-40
35.4.3.10Processor and Memory Clock Enable	35-41
35.4.3.11Processor low-power mode exit	35-41
35.4.3.12System clock switching	35-41
35.4.3.13Pad switch-off	35-42
35.4.3.14Clock sources (with no dependencies) switch-off	35-42
35.4.3.15Clock sources (with dependencies) switch-off	35-42
35.4.3.16Flash switch-off	35-43
35.4.3.17Current mode update	35-43
35.4.4 Protection of mode configuration registers	35-45
35.4.5 Mode transition interrupts	35-45
35.4.5.1Invalid mode configuration interrupt	35-45
35.4.5.2Invalid mode transition interrupt	35-45
35.4.5.3SAFE mode transition interrupt	35-47
35.4.5.4Mode transition complete interrupt	35-47
35.4.6 Peripheral clock gating	35-47
35.4.7 Application example	35-48

Chapter 36

Multi-Port DDR DRAM Controller (MDDRC)

36.1 Introduction	36-1
36.1.1 Overview	36-1
36.2 Features	36-2
36.3 Memory map and register description	36-3
36.3.1 Memory map	36-3
36.3.2 Register descriptions	36-5
36.3.2.1DDR System Configuration Register (DDR_SYS_CONFIG)	36-5
36.3.2.2Timing Configuration	36-9
36.3.2.3DRAM Command Register (DDR_COMMAND)	36-14
36.3.2.4Compact Command Register (DDR_COMPACT_COMMAND)	36-15
36.3.2.5Enter/Exit Self-Refresh Registers	36-17
36.3.2.6DQS Config Offset Count (DQS_CONFIG_OFFSET_COUNT) Register	36-18
36.3.2.7DQS Config Offset Time (DQS_CONFIG_OFFSET_TIME) Register	36-18
36.3.2.8DQS Delay Status Register (DQS_DELAY_STATUS)	36-19
36.3.2.9DDR Auxiliary Configuration Register (DDR_AUX_CONFIG)	36-20
36.3.2.10DDR Extra Attributes Register	36-21
36.4 Functional description	36-22
36.4.1 Interfacing with the DRAM	36-22
36.4.1.1Connecting the DRAM	36-22
36.4.2 Programming DRAM Device Internal Configuration Register	36-22
36.4.3 DRAM command engine	36-22
36.4.4 Write buffer	36-23
36.4.5 Timing manager	36-23
36.4.6 DRAM read block and DRAM write block	36-23
36.4.7 Bus interface	36-24

Chapter 37

Multi-Port DRAM Controller Priority Manager (PRIOMAN)

37.1	Introduction	37-1
37.1.1	Features	37-1
37.2	Bus connections	37-2
37.3	Memory map and register description	37-2
37.3.1	Memory map	37-2
37.3.2	Register descriptions	37-4
37.3.2.1	PRIOMAN_CONFIG1 Register	37-4
37.3.2.2	PRIOMAN_CONFIG2 Register	37-5
37.3.2.3	HIPRIO_CONFIG Register	37-5
37.3.2.4	LUT0 – LUT2 Main Upper Registers	37-6
37.3.2.5	LUT0 – LUT2 Main Lower Registers	37-7
37.3.2.6	LUT0 – LUT2 Alternate Upper Registers	37-8
37.3.2.7	LUT0 – LUT2 Alternate Lower	37-8
37.3.2.8	Performance Monitor Configuration Register (PERMON_CONFIG)	37-10
37.3.2.9	Event Time Counter Register	37-11
37.3.2.10	Event Time Preset Register	37-11
37.3.2.11	Granted Ack Counter Registers	37-12
37.3.2.12	Cumulative Wait Counter Registers	37-12
37.3.2.13	Summed Priority Counter Registers	37-13
37.3.2.14	Counter register descriptions and values	37-13
37.4	Functional description	37-14
37.4.1	Description of operation — overview	37-15
37.4.2	Congestion detector	37-16

Chapter 38

Memory Protection Unit (MPU)

38.1	Introduction	38-1
38.2	Block diagram	38-1
38.3	Features	38-3
38.4	Modes of operation	38-4
38.5	External signal description	38-4
38.6	Memory map and register definition	38-4
38.6.1	MPU Control/Error Status Register (MPU_CESR)	38-10
38.6.2	MPU Error Address Register, Slave Port <i>n</i> (MPU_EAR _{<i>n</i>})	38-11
38.6.3	MPU Error Detail Register, Slave Port <i>n</i> (MPU_EDR _{<i>n</i>})	38-11
38.6.4	MPU Region Descriptor <i>n</i> (MPU_RGD _{<i>n</i>})	38-13
38.6.4.1	MPU Region Descriptor <i>n</i> , Word 0 (MPU_RGD _{<i>n</i>} .Word0)	38-13
38.6.4.2	MPU Region Descriptor <i>n</i> , Word 1 (MPU_RGD _{<i>n</i>} .Word1)	38-14
38.6.4.3	MPU Region Descriptor <i>n</i> , Word 2 (MPU_RGD _{<i>n</i>} .Word2)	38-14
38.6.4.4	MPU Region Descriptor <i>n</i> , Word 3 (MPU_RGD _{<i>n</i>} .Word3)	38-17
38.6.5	MPU Region Descriptor Alternate Access Control <i>n</i> (MPU_RGDAAC _{<i>n</i>})	38-18
38.7	Functional description	38-21
38.7.1	Access evaluation macro	38-21
38.7.1.1	Access evaluation – hit determination	38-21
38.7.1.2	Access evaluation – privilege violation determination	38-22
38.7.2	Functional integration details	38-23
38.8	Initialization information	38-26
38.9	Application information	38-26

Chapter 39

Nexus Development Interface (NDI)

39.1	Parameter values	39-1
39.2	Introduction	39-1
39.2.1	Overview	39-4
39.2.2	Features	39-5
39.2.3	Modes of operation	39-5
39.2.3.1	Reset	39-5

39.2.3.2	Disabled-port mode	39-6
39.2.3.3	Full-port mode	39-6
39.2.3.4	Reduced-port mode	39-6
39.2.3.5	Censored mode	39-6
39.2.3.6	Nexus double data rate (DDR) mode	39-6
39.3	External signal description	39-6
39.3.1	Overview	39-6
39.3.2	Detailed signal descriptions	39-7
39.3.2.1	EVTO—Event Out	39-7
39.3.2.2	JCOMP—JTAG Compliance	39-7
39.3.2.3	MDO—Message Data Out	39-7
39.3.2.4	MSE0—Message Start/End Out	39-7
39.3.2.5	TCK—Test Clock Input	39-8
39.3.2.6	TDI—Test Data Input	39-8
39.3.2.7	TDO—Nexus Test Data Output	39-8
39.3.2.8	TMS—Test Mode Select	39-8
39.4	Nexus Master IDs	39-8
39.5	Register description	39-10
39.5.1	Register descriptions	39-10
39.5.1.1	Bypass Register	39-10
39.5.1.2	Instruction Register	39-10
39.5.1.3	Nexus Device ID Register (DID)	39-11
39.5.1.4	Port Configuration Register (PCR)	39-11
39.6	Functional description	39-13
39.6.1	NPC reset configuration	39-13
39.6.2	Auxiliary output port	39-14
39.6.2.1	Output message protocol	39-14
39.6.2.2	Output messages	39-15
39.6.2.3	Rules of message	39-16
39.6.3	IEEE 1149.1-2001 (JTAG) TAP	39-17
39.6.3.1	Enabling the NPC TAP controller	39-17
39.6.3.2	Retrieving device IDCODE	39-19
39.6.3.3	Loading NEXUS-ENABLE instruction	39-19
39.6.3.4	Selecting a Nexus client register	39-20
39.6.4	Nexus JTAG port sharing	39-21
39.6.5	Nexus system integration	39-21
39.6.5.1	DPM mode	39-21
39.6.6	LSM mode	39-22
39.6.7	MCKO	39-23
39.6.7.1	Core Nexus standalone	39-24
39.6.7.2	AHB Nexus (Nexus XBAR slave SRAM trace monitor) standalone	39-24
39.6.8	EVTO sharing	39-25
39.6.9	Nexus reset control	39-25
39.6.10	Nexus ready status	39-25
39.7	Initialization/application information	39-26
39.7.1	Accessing NPC tool-mapped registers	39-26
39.8	Crossbar slave port data trace module (NXSS)	39-26
39.8.1	NXSS block diagram	39-26
39.8.2	Features	39-27
39.8.3	External signal description	39-27
39.8.3.1	Rules for output messages	39-27
39.8.3.2	Auxiliary port arbitration	39-27
39.8.4	NXSS_0 and NXSS_1 programmers model	39-28
39.8.4.1	Development Control Registers (DC1 and DC2)	39-28
39.8.4.2	Watchpoint Trigger Register (WT)	39-30
39.8.4.3	Data Trace Control Register (DTC)	39-31
39.8.4.4	Data Trace Start Address Registers 1 and 2 (DTSA1 and DTSA2)	39-33
39.8.4.5	Data Trace End Address Registers 1 and 2 (DTEA1 and DTEA2)	39-33
39.8.4.6	Breakpoint / Watchpoint Control Register 1 (BWC1)	39-33
39.8.4.7	Breakpoint / Watchpoint Control Register 2 (BWC2)	39-34
39.8.4.8	Breakpoint/Watchpoint Address Registers 1 and 2 (BWA1 and BWA2)	39-35
39.8.4.9	Unimplemented registers	39-35
39.8.5	Functional description	39-35

39.8.5.1	TCODEs supported by NXSS_0 and NXSS_1	39-35
39.8.5.2	Data Trace	39-37
39.8.5.3	Data Trace Messaging (DTM)	39-37
39.8.5.4	DTM message formats	39-37
39.8.5.5	DTM Operation	39-40
39.8.6	Watchpoint support	39-40
39.8.6.1	Watchpoint messaging	39-41
39.8.6.2	Watchpoint error message	39-41

Chapter 40 Oscillators

40.1	XOSC External Oscillator	40-1
40.1.1	Functional description	40-1
40.2	IRCOSC 16 MHz Internal RC Oscillator	40-2
40.2.1	Register description	40-2
40.2.1.1	Crystal Oscillator Control Register (OSC_CTL)	40-3
40.2.1.2	RC Control Register (RC_CTL)	40-4

Chapter 41 Parallel Digital Interface (PDI)

41.1	Introduction	41-1
41.1.1	Overview	41-1
41.1.2	Features	41-2
41.1.2.1	Features applicable when interfacing to both types of peripherals	41-2
41.1.2.2	Additional features applicable when interfacing to ADCs	41-2
41.1.2.3	Additional features applicable when interfacing to image sensors	41-2
41.1.3	Modes of operation	41-2
41.1.3.1	ADC Mode	41-3
41.1.3.2	Image Sensor Mode	41-4
41.1.3.3	Test Mode	41-4
41.2	External signal description	41-5
41.2.1	Detailed signal descriptions	41-5
41.2.1.1	Sensor Clock In	41-5
41.2.1.2	ADC Sensor Channel Select[2:0]	41-5
41.2.1.3	Line-Valid	41-5
41.2.1.4	Frame-Valid	41-6
41.2.1.5	Sensor Data[15:0]	41-6
41.3	Memory map and register description	41-6
41.3.1	Register descriptions	41-7
41.3.1.1	PDI Module Configuration Register (PDIMCR)	41-7
41.3.1.2	PDI ADC Configuration Register (PDIADCCR)	41-9
41.3.1.3	PDI Status Register (PDISR)	41-10
41.3.1.4	PDI Interrupt Enable Register (PDIINTER)	41-12
41.3.1.5	PDI Active Frame Origin Register (PDIAFOR)	41-13
41.3.1.6	PDI Active Frame Size Register (PDIAFSR)	41-14
41.3.1.7	PDI DMA Base Address Register (PDIDMABAR)	41-15
41.3.1.8	PDI DMA Address Status Register (PDIDMAASR)	41-16
41.3.1.9	PDI DMA Size Register (PDIDMASR)	41-16
41.3.1.10	PDI Test 1 Register (PDIT1R)	41-17
41.3.1.11	PDI Test 2 Register (PDIT2R)	41-18
41.3.2	AMBA AHB memory map	41-19
41.3.2.1	Data transfer signal	41-19
41.4	Functional description	41-20
41.4.1	Modes of operation	41-20
41.4.1.1	ADC mode	41-20
41.4.1.2	Image sensor mode	41-22
41.4.1.3	Test Mode	41-28
41.4.2	Interface block	41-29
41.4.3	FIFO operation	41-30
41.4.4	Interrupts	41-31

Chapter 42

Periodic Interrupt Timer (PIT)

42.1	Introduction	42-1
42.1.1	Overview	42-1
42.1.2	Features	42-1
42.2	Signal description	42-2
42.3	Memory map and register description	42-2
42.3.1	Memory map	42-2
42.3.2	Register descriptions	42-3
42.3.2.1	PIT Module Control Register (PITMCR)	42-3
42.3.2.2	Timer Load Value Register <i>n</i> (LDVAL <i>n</i>)	42-4
42.3.2.3	Current Timer Value Register <i>n</i> (CVAL <i>n</i>)	42-4
42.3.2.4	Timer Control Register <i>n</i> (CTRL <i>n</i>)	42-5
42.3.2.5	Timer Flag Register <i>n</i> (TFLG <i>n</i>)	42-5
42.4	Functional description	42-6
42.4.1	General	42-6
42.4.1.1	Timers	42-6
42.4.1.2	Debug mode	42-7
42.4.2	Interrupts	42-7
42.5	Initialization and application information	42-7
42.5.1	Example configuration	42-7

Chapter 43

Power Control Unit (MC_PCU)

43.1	Introduction	43-1
43.1.1	Overview	43-1
43.1.2	Features	43-1
43.2	External signal description	43-2
43.3	Memory map and register description	43-2
43.3.1	Memory map	43-2
43.3.2	Register descriptions	43-3
43.3.2.1	Power Domain Status Register (PCU_PSTAT)	43-3

Chapter 44

Power Management Controller (PMC)

44.1	Introduction	44-1
44.2	Features	44-1
44.3	Block diagram	44-1
44.4	External signals description	44-2
44.5	Register map	44-3
44.5.1	Configuration Register (CFGR)	44-3
44.5.2	Status Register (SR)	44-5
44.5.3	Trimming Register 2 (TRIM2)	44-7
44.5.4	Trimming Register 3 (TRIM3)	44-8
44.6	Power sequencing and start-up	44-8
44.7	VRC SMPS controller	44-9
44.8	POR on VDD and VDDREG	44-9
44.9	LVD core	44-11
44.10	HVD core	44-11
44.11	LVD 3.3 V	44-11
44.12	ADC measure channel	44-11

Chapter 45

Register Protection (REG_PROT)

45.1	Introduction	45-1
45.1.1	Overview	45-1
45.1.2	Features	45-1

45.1.3	Modes of operation	45-2
45.2	External signal description	45-2
45.3	Memory map and register description	45-2
45.3.1	Memory map	45-3
45.3.2	Register descriptions	45-4
45.3.2.1	Module registers (MR0-MR6143)	45-4
45.3.2.2	Module register and set soft lock bit (LMR0-LNR6143)	45-4
45.3.2.3	Soft lock bit register (SLBR0-SLBR1535)	45-4
45.3.2.4	Global configuration register (GCR)	45-5
45.4	Functional description	45-6
45.4.1	General	45-6
45.4.2	Change lock settings	45-7
45.4.2.1	Change lock settings directly via area #4	45-7
45.4.2.2	Enable locking via mirror module space (area #3)	45-8
45.4.2.3	Write protection for locking bits	45-9
45.4.3	Access errors	45-9
45.5	Initialization/application information	45-10
45.5.1	Reset	45-10
45.5.2	Writing C code using the register protection scheme	45-10
45.6	PXS30 registers under protection	45-11

Chapter 46 Reset Generation Module (MC_RGM)

46.1	Introduction	46-1
46.1.1	Features	46-2
46.1.2	Reset sources	46-2
46.2	External signal description	46-3
46.3	Memory map and register description	46-3
46.3.1	Register descriptions	46-6
46.3.1.1	Functional Event Status Register (RGM_FES)	46-6
46.3.1.2	Destructive Event Status Register (RGM_DES)	46-8
46.3.1.3	Functional Event Reset Disable Register (RGM_FERD)	46-10
46.3.1.4	Destructive Event Reset Disable Register (RGM_DERD)	46-12
46.3.1.5	Functional Event Alternate Request Register (RGM_FEAR)	46-13
46.3.1.6	Functional Event Short Sequence Register (RGM_FESS)	46-14
46.3.1.7	Functional Bidirectional Reset Enable Register (RGM_FBRE)	46-16
46.4	Functional description	46-17
46.4.1	Reset state machine	46-17
46.4.1.1	PHASE0 phase	46-19
46.4.1.2	PHASE1 phase	46-20
46.4.1.3	PHASE2 phase	46-20
46.4.1.4	PHASE3 phase	46-20
46.4.1.5	IDLE phase	46-20
46.4.2	Destructive resets	46-20
46.4.3	External reset	46-21
46.4.4	Functional resets	46-21
46.4.5	Alternate event generation	46-22
46.4.6	Boot mode capturing	46-23

Chapter 47 Semaphore Unit (SEMA4)

47.1	Introduction	47-1
47.1.1	Block diagram	47-1
47.1.2	Features	47-2
47.1.3	Modes of operation	47-3
47.2	Signal description	47-3
47.3	Memory map and register description	47-3
47.3.1	Semaphores gate <i>n</i> register (SEMA4_GATE <i>n</i>)	47-5
47.3.2	Semaphores processor <i>n</i> IRQ notification enable (SEMA4_CP{0,1}INE)	47-5
47.3.3	Semaphores processor <i>n</i> IRQ notification (SEMA4_CP{0,1}NTF)	47-6

47.3.4 Semaphores (secure) reset gate <i>n</i> (SEMA4_RSTGT)	47-7
47.3.5 Semaphores (secure) Reset IRQ notification (SEMA4_RSTNTF)	47-8
47.4 Functional description	47-9
47.4.1 Semaphore usage	47-11
47.5 Initialization information	47-11
47.6 Application information	47-12
47.7 DMA requests	47-13

Chapter 48

System Integration Unit Lite (SIUL)

48.1 Introduction	48-1
48.2 Overview	48-1
48.3 Features	48-2
48.3.1 Register Protection	48-2
48.4 External signal description	48-2
48.4.1 Detailed Signal Descriptions	48-3
48.4.1.1 General-purpose I/O pins (GPIO[0:233])	48-3
48.4.1.2 External interrupt request input pins (EIRQ[0:31])	48-3
48.5 Memory Map and Registers Description	48-3
48.5.1 SIUL memory map	48-3
48.5.2 Register Description	48-4
48.5.2.1 MCU ID Register 1 (MIDR1)	48-5
48.5.2.2 MCU ID Register 2 (MIDR2)	48-5
48.5.2.3 Interrupt Status Flag Register (ISR)	48-7
48.5.2.4 Interrupt Request Enable Register (IRER)	48-7
48.5.2.5 Interrupt Rising-Edge Event Enable Register (IREER)	48-8
48.5.2.6 Interrupt Falling-Edge Event Enable Register (IFEER)	48-8
48.5.2.7 Interrupt Filter Enable Register (IFER)	48-9
48.5.2.8 Pad Configuration Registers (PCR _{<i>n</i>})	48-10
48.5.2.9 Pad Selection for Multiplexed Inputs (PSMI0_3–PSMI60_63)	48-19
48.5.2.10 GPIO Pad Data Output Registers (GPDO0_3–GPDO232_233)	48-24
48.5.2.11 GPIO Pad Data Input Registers (GPDIn)	48-26
48.5.2.12 Parallel GPIO Pad Data Out Register (PGPDO0–PGPDO7)	48-27
48.5.2.13 Parallel GPIO Pad Data In Register (PGPDI0–PGPDI7)	48-28
48.5.2.14 Masked Parallel GPIO Pad Data Out Register (MPGPDO0–MPGPDO15)	48-29
48.5.2.15 Interrupt Filter Maximum Counter Register (IFMC0–IFMC31)	48-31
48.5.2.16 Interrupt Filter Clock Prescaler Register (IFCPR)	48-32
48.6 Functional Description	48-32
48.6.1 General	48-32
48.6.2 Pad control	48-32
48.6.3 Functional I/O Multiplexing	48-33
48.6.4 General purpose input and output pads (GPIO)	48-34
48.6.5 External interrupts	48-34
48.6.5.1 External interrupt management	48-35
48.7 Pin muxing	48-35

Chapter 49

System Status and Configuration Module (SSCM)

49.1 Introduction	49-1
49.1.1 Overview	49-1
49.1.2 Features	49-1
49.1.3 Modes of operation	49-2
49.2 External signal description	49-2
49.3 Memory map and register description	49-2
49.3.1 Register descriptions	49-3
49.3.1.1 System Status Register (SSCM_STATUS)	49-3
49.3.1.2 System Memory and ID (SSCM_MEMCONFIG) Register	49-4
49.3.1.3 Error Configuration (SSCM_ERROR) Register	49-5
49.3.1.4 Debug Status Port (SSCM_DEBUGPORT) Register	49-6
49.3.1.5 Password Comparison Registers (SSCM_PWCMPH and SSCM_PWCMLP)	49-7

49.3.1.6DPM Boot Register (SSCM_DPMBOOT)	49-9
49.3.1.7DPM Boot Key Register (SSCM_DPMKEY)	49-9
49.3.1.8User Option Status (SSCM_UOPS) Register	49-10
49.3.1.9SSCM Processor Start Address Register (SSCM_PSAR)	49-12
49.3.1.10SSCM Code Length Register (SSCM_CLR)	49-13
49.4 Functional description	49-13
49.4.1 Reset Configuration Half Word Source (RCHW)	49-13

Chapter 50

Self-Test Control Unit (STCU)

50.1 Introduction	50-1
50.1.1 Safety Integrity Subsystem	50-1
50.1.2 Integrity software operations	50-3
50.1.2.1Reported errors	50-3
50.1.2.2No reported errors	50-3
50.2 STCU main features	50-4
50.3 Block diagram and components	50-4
50.4 Memory map and register description	50-5
50.4.1 Memory map	50-5
50.4.2 Register conventions	50-10
50.4.3 Detailed register descriptions	50-10
50.4.3.1STCU Run Register (STCU_RUN)	50-10
50.4.3.2STCU Configuration Register (STCU_CFG)	50-11
50.4.3.3STCU Watchdog Register Granularity (STCU_WDGG)	50-12
50.4.3.4STCU CRC Expected Status Register (STCU_CRCE)	50-13
50.4.3.5STCU CRC Read Status Register (STCU_CRCR)	50-14
50.4.3.6STCU Error Register (STCU_ERR)	50-14
50.4.3.7STCU LBIST Status Register (STCU_LBS)	50-16
50.4.3.8STCU LBIST End Flag Register (STCU_LBE)	50-17
50.4.3.9STCU LBIST Critical FM Register (STCU_LBCFM)	50-17
50.4.3.10STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM)	50-18
50.4.3.11STCU MBIST Status Low Register (STCU_MBSL)	50-18
50.4.3.12STCU MBIST Status High Register (STCU_MBSH)	50-19
50.4.3.13STCU MBIST End Flag Low Register (STCU_MBEL)	50-20
50.4.3.14STCU MBIST End Flag High Register (STCU_MBEH)	50-22
50.4.3.15STCU MBIST Critical FM Low Register (STCU_MBCFML)	50-23
50.4.3.16STCU MBIST Critical FM High Register (STCU_MBCFMH)	50-23
50.4.3.17STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML)	50-24
50.4.3.18STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH)	50-24
50.4.3.19STCU LBIST Control Register <i>n</i> (STCU_LB_CTRL <i>n</i>)	50-25
50.4.3.20STCU LBIST MISR Expected Low Register <i>n</i> (STCU_LB_MISREL <i>n</i>)	50-26
50.4.3.21STCU LBIST MISR Expected High Register <i>n</i> (STCU_LB_MISREH <i>n</i>)	50-27
50.4.3.22STCU LBIST MISR Read Low Register <i>n</i> (STCU_LB_MISRRL <i>n</i>)	50-28
50.4.3.23STCU LBIST MISR Read High Register <i>n</i> (STCU_LB_MISRHH <i>n</i>)	50-28
50.4.3.24STCU MBIST Control Register <i>n</i> (STCU_MB_CTRL <i>n</i>)	50-29
50.5 LBIST partitioning	50-29

Chapter 51

System Timer Module (STM)

51.1 Introduction	51-1
51.1.1 Overview	51-1
51.1.2 Features	51-1
51.1.3 Modes of operation	51-1
51.2 External signal description	51-1
51.3 Memory map and register description	51-1
51.3.1 Memory map	51-2
51.3.2 Register descriptions	51-3
51.3.2.1STM Control Register (STM_CR)	51-3
51.3.2.2STM Count Register (STM_CNT)	51-3
51.3.2.3STM Channel Control Register <i>n</i> (STM_CCR <i>n</i>)	51-4

51.3.2.4	STM Channel Interrupt Register n (STM_CIR n)	51-5
51.3.2.5	STM Channel Compare Register n (STM_CMP n)	51-5
51.4	Functional description	51-6

Chapter 52 Software Watchdog Timer (SWT)

52.1	Introduction	52-1
52.1.1	Overview	52-1
52.1.2	Features	52-1
52.1.3	Modes of operation	52-1
52.2	External signal description	52-1
52.3	Memory map and register description	52-1
52.3.1	Memory map	52-2
52.3.2	Register descriptions	52-2
52.3.2.1	SWT Control Register (SWT_CR)	52-2
52.3.2.2	SWT Interrupt Register (SWT_IR)	52-4
52.3.2.3	SWT timeout Register (SWT_TO)	52-4
52.3.2.4	SWT Window Register (SWT_WN)	52-5
52.3.2.5	SWT Service Register (SWT_SR)	52-6
52.3.2.6	SWT Counter Output Register (SWT_CO)	52-6
52.3.2.7	SWT Service Key Register (SWT_SK)	52-7
52.4	Functional description	52-7

Chapter 53 Temperature Sensor (TSENS)

53.1	Introduction	53-1
53.2	Features	53-1
53.3	Signals	53-1
53.4	Memory map and register description	53-1
53.4.1	Memory map	53-2
53.5	Modes of operation	53-2
53.6	Obtaining the device temperature using TSENS	53-2
53.6.1	TSENS calibration constants	53-2
53.6.2	Equations for converting TSENS voltage to device temperature	53-3

Chapter 54 Wakeup Unit (WKPU)

54.1	Introduction	54-1
54.1.1	Overview	54-1
54.1.2	Features	54-1
54.2	External signal description	54-1
54.3	Memory map and register description	54-2
54.3.1	Memory map	54-2
54.3.1.1	NMI Status Flag Register (NSR)	54-2
54.3.1.2	NMI Configuration Register (NCR)	54-3
54.4	Functional description	54-4
54.4.1	General	54-4
54.4.2	Non-Maskable Interrupts (NMI)	54-4
54.4.2.1	NMI management	54-5

Appendix A Memory Map

A.1	Introduction	A-1
A.2	PXS30 register map	A-1

Appendix B Revision History

B.1	Revision history	B-1
-----	------------------	-----

Preface

Overview

The primary objective of this document is to define the functionality of the PXS30 microcontroller for use by software and hardware developers. The PXS30 is built on Power Architecture® technology.

The information in this book is subject to change without notice, as described in the disclaimers on the title page. As with any technical documentation, it is the reader's responsibility to be sure he or she is using the most recent version of the documentation.

To locate any published errata or updates for this document, visit the Freescale Web site at <http://www.freescale.com/>.

Audience

This manual is intended for hardware developers, system software developers, and applications programmers who want to develop products with the PXS30 microcontroller. It is assumed that the reader understands operating systems, microprocessor system design, basic principles of software and hardware, and basic details of the Power Architecture.

Organization

This document includes chapters that describe:

- The microcontroller as a whole
- The functionality of the individual modules on the microcontroller

When the microcontroller is specified as “PXS30,” the reader is instructed to apply this information to all of the microcontrollers specified on the front cover of this manual, unless individual device-specific details are provided in that chapter.

The following summary provides a brief description of the major sections of this manual:

- [Chapter 1, Introduction](#), includes general descriptions of the modules and features incorporated in the device while focusing on new features.
- [Chapter 2, Memory Maps](#), provides a high-level listing of the PXS30 memory map.
- [Chapter 3, Signal Description](#), summarizes the external signal functions, their static electrical characteristics, and pad configuration settings for the PXS30.
- [Chapter 4, Functional Safety](#), describes a set of features to support using the PXS30 for applications that need to fulfill functional safety requirements.
- [Chapter 5, Boot and Operating Modes](#), describes the boot and operating modes for the PXS30.
- [Chapter 6, e200z7 Core](#), describes the organization of the e200z7 Power processor cores and an overview of the programming models as they are implemented on the device.

- [Chapter 7, General-Purpose Static RAM \(SRAM\)](#), describes the on-chip static RAM (SRAM) implementation, covers general operations, configuration, and initialization. It also provides information and examples of how to minimize power consumption when using the SRAM.
- [Chapter 8, Flash Memory](#), describes the flash memory block and the flash memory controller.
- [Chapter 9, Multi-Layer AHB Crossbar Switch \(XBAR\)](#), describes the multi-port AXBS crossbar switch that supports simultaneous connections between the master ports and slave ports on the PXS30.
- [Chapter 10, Peripheral Bridge \(PBRIDGE\)](#), describes the interface between the system bus and lower bandwidth peripherals via the AIPS bridge.
- [Chapter 11, Analog-to-Digital Converter \(ADC\)](#), describes the ADC module implemented on the PXS30.
- [Chapter 12, Boot Assist Module \(BAM\)](#), describes the BAM, which contains the MCU boot program code supporting the different booting modes for this device.
- [Chapter 13, Clock Architecture](#), describes the various clock sources that are available on the PXS30.
- [Chapter 14, Clock Generation Module \(MC_CGM\)](#), describes the clock generation module (MC_CGM), which generates reference clocks for all the on-chip modules.
- [Chapter 15, Clock Monitor Unit \(CMU\)](#), describes the module that monitors the external crystal oscillator clock, detects whether the PLL leaves an upper or lower frequency boundary, and measures the frequency of the IRCOSC versus a known reference clock XOSC.
- [Chapter 16, Cyclic Redundancy Checker \(CRC\) Unit](#), describes the computing unit that is dedicated to the computation of CRC, thus off-loading the CPU.
- [Chapter 17, Coherency Unit \(CU\)](#), describes the hardware mechanism that maintains memory coherency in the PXS30's dual-core system with independent, tightly coupled local cache memories.
- [Chapter 18, Cross-Triggering Unit \(CTU\)](#), describes the CTU block, which converts the events generated by the ADC, the PWM, and various timers into ADC conversion requests.
- [Chapter 19, Enhanced Direct Memory Access \(eDMA\)](#), describes the enhanced DMA controller implemented on the PXS30.
- [Chapter 20, eDMA Channel Mux \(DMACHMUX\)](#), describes the DMA multiplexer block implemented on the PXS30.
- [Chapter 21, Deserial Serial Peripheral Interface \(DSPI\)](#), describes the serial peripheral interface (SPI) block, which provides a synchronous serial interface for communication between the PXS30 and external devices.
- [Chapter 22, External Bus Interface \(EBI\)](#), describes the module that handles the transfer of information between the internal buses and the memories or peripherals in the external address space.
- [Chapter 23, Error Correction Status Module \(ECSM\)](#), describes the ECSM block, which provides monitoring and control functions to report memory errors and apply error-correcting code (ECC) implementations.

- [Chapter 24, Enhanced Motor Control Timer \(eTimer\)](#), describes a set of modules containing six identical counter/timer channels.
- [Chapter 25, Fault Collection and Control Unit \(FCCU\)](#), describes a programmable redundant hardware channel that collects errors and leads the device in a controlled way to a safe state when a failure is present in the device.
- [Chapter 26, Fast Ethernet Controller \(FEC\)](#), describes the feature set, operation, and programming model of the FEC block.
- [Chapter 27, FlexCAN Module](#), describes the CAN module, a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B and ISO Standard 11898.
- [Chapter 28, Motor Control Pulse Width Modulator Module \(FlexPWM\)](#), describes the pulse width modulator (PWM) module.
- [Chapter 29, FlexRay Communication Controller \(FLEXRAY\)](#), describes the FlexRay communication controller on the PXS30 that implements the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.
- [Chapter 30, Frequency-Modulated Phase-Locked Loop \(FMPLL\)](#), describes the features and function of the FMPLL module.
- [Chapter 31, Inter-Integrated Circuit Bus Controller Module \(I²C\)](#), describes the I²C module, including I²C protocol, clock synchronization, and I²C programming model registers.
- [Chapter 32, Interrupt Controller \(INTC\)](#), summarizes the software and hardware interrupts for the PXS30 device.
- [Chapter 33, JTAG Controller \(JTAGC\)](#), describes configuration and operation of the Joint Test Action Group (JTAG) controller implementation. It describes those items required by the IEEE® 1149.1 standard and provides additional information specific to the device. For internal details and sample applications, see the IEEE 1149.1 document.
- [Chapter 34, LIN Controller \(LINFlexD\)](#), describes the LINFlexD (Local Interconnect Network Flexible with DMA support) controller, which provides UART capabilities as well as an interface to a LIN network.
- [Chapter 35, Mode Entry Module \(MC_ME\)](#), describes the module that controls the PXS30 mode and mode transition sequences in all functional states.
- [Chapter 36, Multi-Port DDR DRAM Controller \(MDDRC\)](#), describes a multi-port DRAM controller that supports a variety of memories.
- [Chapter 37, Multi-Port DRAM Controller Priority Manager \(PRIOMAN\)](#), describes the submodule of the MDDRC that services prioritized requests from different buses on the PXS30.
- [Chapter 38, Memory Protection Unit \(MPU\)](#), describes the block that provides hardware access control for all memory references generated in the PXS30.
- [Chapter 39, Nexus Development Interface \(NDI\)](#), describes the Nexus Development Interface (NDI) block, which provides real-time development support capabilities for the PXS30 in compliance with the IEEE-ISTO 5001-2003 standard.
- [Chapter 40, Oscillators](#), describes the Internal RC oscillator (IRCOSC) and external oscillator (XOSC).

- [Chapter 41, Parallel Digital Interface \(PDI\)](#), describes the block that provides an interface to high speed external parallel devices such as ADCs and image sensors.
- [Chapter 42, Periodic Interrupt Timer \(PIT\)](#), describes an array of timers that can be used to initiate interrupts and trigger DMA channels.
- [Chapter 43, Power Control Unit \(MC_PCU\)](#), describes the controls for the bridge that maps the PMC peripheral to the MC_PCU address space.
- [Chapter 44, Power Management Controller \(PMC\)](#), describes the on-chip module that provides voltage regulation for the PXS30.
- [Chapter 45, Register Protection \(REG_PROT\)](#), describes the module that offers a mechanism to protect defined memory-mapped address locations in a module under protection from being written.
- [Chapter 46, Reset Generation Module \(MC_RGM\)](#), describes the module that centralizes the different reset sources and manages the reset sequence of the device.
- [Chapter 47, Semaphore Unit \(SEMA4\)](#), describes the module that lets each processor know which processor has control of common memory.
- [Chapter 48, System Integration Unit Lite \(SIUL\)](#), describes the SIU module, which controls MCU reset configuration, pad configuration, external interrupt, general-purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation.
- [Chapter 49, System Status and Configuration Module \(SSCM\)](#), describes the module that provides information about the current state and configuration of the system, which may be useful for configuring application software and for debugging the system.
- [Chapter 50, Self-Test Control Unit \(STCU\)](#), describes the module that controls the sequencing of the device's self-test before the primary user application starts running.
- [Chapter 51, System Timer Module \(STM\)](#), describes the timer control module.
- [Chapter 52, Software Watchdog Timer \(SWT\)](#), describes a hardware-based timer that can be implemented to prevent software runaway.
- [Chapter 53, Temperature Sensor \(TSENS\)](#), describes the on-board sensor that monitors device temperature.
- [Chapter 54, Wakeup Unit \(WKPU\)](#), describes the module that supports an external source that can cause non-maskable interrupt requests or wakeup events.
- [Appendix A, Memory Map](#), provides a detailed listing of the memory-mapped registers for the PXS30.
- [Appendix B, Revision History](#), describes the revision history of this document.

Information about different device versions (“cuts”)

The PXS30 device is available in two silicon versions, or “cuts.” These are referred to as “cut1” and “cut2” throughout this document. Functional differences between the two cuts are clearly identified with the labels “cut1” and “cut2.”

Document conventions

This document uses the following notational conventions:

cleared/set	When a bit takes the value 0, it is said to be cleared; when it takes a value of 1, it is said to be set.
reserved	When a bit or address is reserved, it should not be written. If read, its value is not guaranteed. Reading or writing to reserved bits or addresses may cause unexpected results.
MNEMONICS	In text, instruction mnemonics are shown in uppercase.
mnemonics	In code and tables, instruction mnemonics are shown in lowercase.
<i>italics</i>	Italics indicate variable command parameters. Book titles in text are set in italics.
0x	Prefix to denote hexadecimal number
0b	Prefix to denote binary number
REG[FIELD]	Abbreviations for registers are shown in uppercase. Specific bits, fields, or ranges appear in brackets. For example, RAMBAR[BA] identifies the base address field in the RAM base address register.
nibble	A 4-bit data unit
byte	An 8-bit data unit
halfword	A 16-bit data unit ¹
word	A 32-bit data unit
doubleword	A 64-bit data unit
x	In some contexts, such as signal encodings, x (without italics) indicates a “don’t care” condition.
<i>x</i>	With italics, used to express an undefined alphanumeric value (e.g., a variable in an equation); or a variable alphabetic character in a bit, register, or module name (e.g., DSPI_ <i>x</i> could refer to DSPI_A or DSPI_B).
<i>n</i>	Used to express an undefined numerical value; or a variable numeric character in a bit, register, or module name (e.g., EIF <i>n</i> could refer to EIF1 or EIF0).
~	NOT logical operator
&	AND logical operator
	OR logical operator
	Field concatenation operator
<u>OVERBAR</u>	An overbar indicates that a signal is active-low.

Register Figure Conventions

1. The only exceptions to this appear in the discussion of serial communication modules that support variable-length data transmission units. To simplify the discussion these units are referred to as words regardless of length.

This document uses the following conventions for the register reset values in register figures:

- Bit value is undefined at reset.
- U Bit value is unchanged by reset. Previous value preserved during reset.
- [*signal_name*] Reset value is determined by the polarity of the indicated signal.

The following descriptions are used in register bit field description tables:

<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="text-align: center; padding: 2px;">0</td></tr> <tr><td style="padding: 2px;">W</td><td style="background-color: #cccccc; height: 15px;"></td></tr> </table>	R	0	W		Indicates a reserved bit field in a memory-mapped register. These bits are always read as 0.
R	0				
W					
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="text-align: center; padding: 2px;">1</td></tr> <tr><td style="padding: 2px;">W</td><td style="background-color: #cccccc; height: 15px;"></td></tr> </table>	R	1	W		Indicates a reserved bit field in a memory-mapped register. These bits are always read as 1.
R	1				
W					
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="padding: 2px;">FIELDNAME</td></tr> <tr><td style="padding: 2px;">W</td><td style="height: 15px;"></td></tr> </table>	R	FIELDNAME	W		Indicates a read/write bit in a memory-mapped register.
R	FIELDNAME				
W					
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="padding: 2px;">FIELDNAME</td></tr> <tr><td style="padding: 2px;">W</td><td style="background-color: #cccccc; height: 15px;"></td></tr> </table>	R	FIELDNAME	W		Indicates a read-only bit field in a memory-mapped register.
R	FIELDNAME				
W					
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="background-color: #cccccc; height: 15px;"></td></tr> <tr><td style="padding: 2px;">W</td><td style="padding: 2px;">FIELDNAME</td></tr> </table>	R		W	FIELDNAME	Indicates a write-only bit field in a memory-mapped register.
R					
W	FIELDNAME				
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="padding: 2px;">FIELDNAME</td></tr> <tr><td style="padding: 2px;">W</td><td style="text-align: center; padding: 2px;">w1c</td></tr> </table>	R	FIELDNAME	W	w1c	Write 1 to clear: indicates that writing a 1 to this bit field clears it.
R	FIELDNAME				
W	w1c				
<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">R</td><td style="text-align: center; padding: 2px;">0</td></tr> <tr><td style="padding: 2px;">W</td><td style="padding: 2px;">FIELDNAME</td></tr> </table>	R	0	W	FIELDNAME	Indicates a self-clearing bit.
R	0				
W	FIELDNAME				

Acronyms and abbreviated terms

The following table lists some acronyms and abbreviations used in this document.

Term	Meaning
GPIO	General-purpose I/O
IEEE	Institute for Electrical and Electronics Engineers
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
Mux	Multiplex
Rx	Receive
RTL	Register transfer language

Term	Meaning
Tx	Transmit
UART	Universal asynchronous/synchronous receiver transmitter

References

In addition to this reference manual, the following documents provide additional information on the operation of the PXS30:

- IEEE-ISTO 5001-2003 Standard for a Global Embedded Processor Interface (Nexus)
- IEEE 1149.1-2001 standard — IEEE Standard Test Access Port and Boundary-Scan Architecture
- Power Architecture Book E V1.0
(http://www.freescale.com/files/32bit/doc/user_guide/BOOK_EUM.pdf)
- *e200z760n3 Power Architecture Core Reference Manual (e200z760RM)*

Chapter 1

Introduction

1.1 The PXS30 microcontroller

The PXS30 devices are 32-bit embedded microcontrollers designed for safety critical applications such as robotics, industrial automation, motion control, industrial drives, aerospace, clinical, and transportation.

The PXS30 family contains the Book E compliant Power Architecture® technology core with Variable Length Encoding (VLE). This core complies with the Power Architecture embedded category, and is 100 percent user mode compatible with the original Power PC user instruction set architecture (UISA).

All devices in this family are built around a dual core safety platform with an innovative safety concept that reduces system cost and effort for the customer to achieve IEC61508 and other corresponding certifications of their system. In order to minimize additional software and module level features to reach this target, on-chip redundancy is offered for the critical components of the microcontroller (CPU core, DMA controller, interrupt controller, crossbar bus system, memory protection unit, flash memory and RAM controllers, peripheral bus bridge, system timers, and watchdog timer). Lock Step Redundancy Checking Units are implemented at each output of this Sphere of Replication (SoR).

A comprehensive suite of hardware and software development tools is available to help simplify and speed system design. Development support is available from leading tools vendors providing compilers, debuggers and simulation development environments.

1.2 PXS30 microcontroller comparison

Table 1-1. PXS30 Family Feature Set

Features		PXS3010	PXS3015	PXS3020
CPU	Type	2 × e200z7d (SoR ¹) in lock-step or decoupled operation		
	Architecture	Harvard		
	Execution speed	0–150 MHz (+2% FM)	0–180 MHz (+2% FM)	0–180 MHz (+2% FM)
	Nominal platform frequency (in 1:1, 1:2, and 1:3 modes)	0–75 MHz (+2% FM)	0–90 MHz (+2% FM)	0–90 MHz (+2% FM)
	MMU	64 entries (SoR)		
	Instruction set PPC	Yes		
	Instruction set VLE	Yes		
	Instruction cache	16 KB, 4-way with EDC (SoR)		
	Data cache	16 KB, 4-way with EDC (SoR)		
	MPU	Yes (SoR)		
Buses	Core bus	32-bit address, 64-bit data		
	Internal periphery bus	32-bit address, 32-bit data		

Table 1-1. PXS30 Family Feature Set (continued)

Features		PXS3010	PXS3015	PXS3020
XBAR	Master × slave ports	Yes (SoR)		
Memory	Static RAM (SRAM)	256 KB (ECC)	384 KB (ECC)	512 KB (ECC)
	Code Flash memory	1 MB ²	1.5 MB ²	2 MB ²
	Data Flash memory	64 KB ²		

Table 1-1. PXS30 Family Feature Set (continued)

Features		PXS3010	PXS3015	PXS3020
Modules	Analog-to-Digital Converter (ADC)	257 pin pkg: 4 × 12 bit (22 external channels) 473 pin pkg: 4 × 12 bit (up to 34 external channels)		
	CRC unit	2 (3 contexts each)		
	Cross Triggering Unit (CTU)	2 modules		
	Serial Peripheral Interface (SPI)	2 modules (3 chip selects)	3 modules (3 chip selects)	
	Digital I/Os	≥ 16		
	DRAM Controller (DRAMC)	No	Yes ³	
	Enhanced Direct Memory Access (eDMA)	2 modules, 32 channels each		
	eTimer	3 modules, 6 channels each		
	External Bus Interface (EBI)	1 module ³ 16-bit Data + Address or 32-bit Data with Address bus muxed ⁴		
	Fast Ethernet Controller (FEC)	1 module		
	Fault Collection and Control Unit (FCCU)	1 module		
	CAN	4 modules (32 message buffers each)		
	PWM	3 modules (each 4 × 3 channels)		
	FlexRay	Optional		
	I ² C	2 modules	3 modules	
	Interrupt Controller (INTC)	Yes (SoR)		
	UART/LIN	3 modules	4 modules	
	Parallel Data Interface (PDI)	1 module ⁴		
	Periodic Interrupt Timer (PIT)	1 module, 4 channels		
	Software Watchdog Timer (SWT)	Yes (SoR)		
	System Timer Module (STM)	Yes (SoR)		
	Temperature sensor	1 module		
	Wakeup Unit (WKPU)	Yes		
Crossbar switch (XBAR)	3 modules, 2 are user-configurable			

Table 1-1. PXS30 Family Feature Set (continued)


Features		PXS3010	PXS3015	PXS3020
Clocking	Clock monitor unit (CMU)	3 modules		
	Clock output	2 modules		
	Frequency-modulated phase-locked loop (FMPLL)	2 modules (system and auxiliary)		
	IRCOSC – 16 MHz	1		
	XOSC 4 MHz – 40 MHz	1		
Supply	Power management unit (PMU)	Yes		
	1.2 V low-voltage detector (LVD12)	1		
	1.2 V high-voltage detector (HVD12)	1		
	2.7 V low-voltage detector (LVD27)	4		
Debug	Nexus	Class 3+ (for cores and SRAM ports)		
Packages	MAPBGA	257 pins	473 pins	473 pins
Temperature	Ambient	See the T_A recommended operating condition in the device data sheet		

NOTES:

- ¹ Sphere of Replication.
- ² Does not include Test or Shadow Flash memory space.
- ³ Available only on 473-pin package.
- ⁴ DDR available only on 473 package. Other modules available as follows:
 EBI or DDR on 473 package.
 EBI + PDI on 473 package.
 DDR + PDI on 473 package.
 PDI only on 257 package.

1.2.1 Block diagram

Figure 1-1 shows a top-level block diagram of the PXS30.



- | | |
|--|--|
| ADC – Analog-to-digital converter | mDDR – Mobile double data rate dynamic RAM |
| BAM – Boot assist module | PBRIDGE – Peripheral I/O bridge |
| CAN – Controller area network controller | PDI – Parallel data interface |
| CMU – Clock monitoring unit | PIT – Periodic interrupt timer |
| CRC – Cyclic redundancy check unit | PMU – Power management unit |
| CTU – Cross triggering unit | PWM – Pulse width modulator module |
| EBI – External bus interface | RC – Redundancy checker |
| ECC – Error correction code | RTC – Real time clock |
| ECSM – Error correction status module | SEMA4 – Semaphore unit |
| eDMA – Enhanced direct memory access controller | SIUL – System integration unit Lite |
| FCCU – Fault collection and control unit | SPI – Serial peripheral interface controller |
| FEC – Fast Ethernet controller | SSCM – System status and configuration module |
| FMPLL – Frequency-modulated phase-locked loop | STM – System timer module |
| I2C – Inter-integrated circuit controller | SWT – Software watchdog timer |
| IRCOSC – Internal RC oscillator | TSSENS – Temperature sensor |
| INTC – Interrupt controller | UART/LIN – Universal asynchronous receiver/transmitter/
local interconnect network |
| JTAG – Joint Test Action Group interface | XOSC – Crystal oscillator |
| MC – Mode entry, clock, reset, & power modules | |

Figure 1-1. PXS30 block diagram

1.3 Feature summary

- High-performance e200z7d dual core
 - 32-bit Power Architecture[®] technology CPU
 - Up to 180 MHz core frequency
 - Dual-issue core
 - Variable length encoding (VLE)
 - Memory management unit (MMU) with 64 entries
 - 16 KB instruction cache and 16 KB data cache
- Memory available
 - Up to 2 MB Code flash memory with ECC
 - 64 KB Data flash memory with ECC
 - Up to 512 KB on-chip SRAM with ECC
- SIL3 innovative safety concept: LockStep mode and fail-safe protection
 - Sphere of replication (SoR) for key components
 - Redundancy checking units on outputs of the SoR connected to FCCU
 - Fault collection and control unit (FCCU)
 - Boot-time built-in self-test for memory (MBIST) and logic (LBIST) triggered by hardware
 - Boot-time built-in self-test for ADC and flash memory
 - Replicated safety enhanced watchdog timer
 - Junction temperature sensor
 - Non-maskable interrupt (NMI)
 - 16-region memory protection unit (MPU)
 - Clock monitoring units (CMU)
 - Power management unit (PMU)
 - Cyclic redundancy check (CRC) units
- Decoupled Parallel mode for high-performance use of replicated cores
- Nexus Class 3+ interface
- Interrupts
 - Replicated 16-priority interrupt controller
 - Replicated 32-channel eDMA controller
- GPIOs individually programmable as input, output, or special function
- 3 general-purpose eTimer units (6 channels each)
- 3 PWM units with four 16-bit channels per module
- Communications interfaces

- 4 UART modules
- 3 SPI modules with automatic chip select generation
- 4 CAN interfaces (2.0B Active) with 32 message objects
- FlexRay module (V2.1) with dual channel, up to 128 message objects and up to 10 Mbit/s
- Fast Ethernet Controller (FEC)
- 3 I²C modules
- Four 12-bit analog-to-digital converters (ADCs)
 - 22 input channels
 - Programmable cross triggering unit (CTU) to synchronize ADC conversion with timer and PWM
- External bus interface
- 16-bit external DDR memory controller
- Parallel digital interface (PDI)
- On-chip CAN/UART bootstrap loader
- Capable of operating on a single 3.3 V voltage supply
 - 3.3 V-only modules: I/O, oscillators, flash memory
 - 3.3 V or 5 V modules: ADCs, supply to internal VREG
 - 1.8–3.3 V supply range: DRAM/PDI

1.4 Feature details

1.4.1 High-performance e200z7d core processor

- Dual 32-bit Power Architecture processor core
- Loose or tight core coupling
- Freescale Variable Length Encoding (VLE) enhancements for code size footprint reduction
- Thirty-two 64-bit general-purpose registers (GPRs)
- Memory management unit (MMU) with 64-entry fully-associative translation look-aside buffer (TLB)
- Branch processing unit
- Fully pipelined load/store unit
- 16 KB instruction and 16 KB data caches per core with line locking
 - Four way set associative
 - Two 32-bit fetches per clock
 - Eight-entry store buffer
 - Way locking
 - Supports tag and data parity



- Vectored interrupt support
- Signal processing engine 2 (SPE2) auxiliary processing unit (APU) operating on 64-bit general purpose registers
- Floating point
 - IEEE[®] 754 compatible with software wrapper
 - Single precision in hardware; double precision with software library
 - Conversion instructions between single precision floating point and fixed point
- Long cycle time instructions (except for guarded loads) do not increase interrupt latency in the PXS30
- To reduce latency, long cycle time instructions are aborted upon interrupt requests
- Extensive system development support through Nexus debug module

1.4.2 Crossbar switch (XBAR)

- 32-bit address bus, 64-bit data bus
- Simultaneous accesses from different masters to different slaves (there is no clock penalty when a parked master accesses a slave)

1.4.3 Memory protection unit (MPU)

The memory protection unit splits the physical memory into 16 different regions. Each master (DMA, FlexRay, CPU) can be assigned different access rights to each region.

- 16 regions MPU with concurrent checks against each master access
- 32 byte granularity for protected address region

1.4.4 Enhanced Direct Memory Access (eDMA) controller

- 32 channels support independent 8-, 16-, 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to post-increment or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer

1.4.5 Interrupt controller (INTC)

- 208 peripheral interrupt requests
- 8 software settable sources
- Unique 9-bit vector per interrupt source
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source



- Priority elevation for shared resources

1.4.6 Frequency-modulated phase-locked loop (FMPLL)

Two FMPLLs are available on each device.

Each FMPLL allows the user to generate high speed system clocks starting from a minimum reference of 4 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable. The FMPLLs have the following major features:

- Input frequency: 4–40 MHz continuous range (limited by the crystal oscillator)
- Voltage controlled oscillator (VCO) range: 256–512 MHz
- Frequency modulation via software control to reduce and control emission peaks
 - Modulation depth $\pm 2\%$ if centered or 0% to -4% if downshifted via software control register
 - Modulation frequency: triangular modulation with 25 kHz nominal rate
- Option to switch modulation on and off via software interface
- Reduced frequency divider (RFD) for reduced frequency operation without re-lock
- 2 modes of operation
 - Normal PLL mode with crystal reference (default)
 - Normal PLL mode with external reference
- Lock monitor circuitry with lock status
- Loss-of-lock detection for reference and feedback clocks
- Self-locked mode (SCM) operation
- Auxiliary FMPLL
 - Used for FlexRay due to precise symbol rate requirement by the protocol
 - Used for motor control periphery and connected IP (A/D digital interface CTU) to allow independent frequencies of operation for PWM and timers and jitter-free control
 - Option to enable/disable modulation to avoid protocol violation on jitter and/or potential unadjusted error in electric motor control loop
 - Allows to run motor control periphery at different (precisely lower, equal or higher as required) frequency than the system to ensure higher resolution

1.4.7 External bus interface (EBI)

- Available on 473-pin devices
- Data and address options:
 - 16-bit data and address (non-muxed)
 - 32-bit data and address (bus-muxed)
- MPC5561 324 BGA compatibility mode: 16-bit data bus, 24-bit address bus is default ADDR[8:31], but configurable to 26-bit address bus.
- Memory controller with support for various memory types



- Non-burst and burst mode SDR flash and SRAM
- Asynchronous/legacy flash and SRAM
- Configurable bus speed modes
- Support for 2 MB address space
- Chip select and write/byte enable options
- Configurable wait states (via chip selects)
- Optional automatic CLKOUT gating to save power and reduce EMI

1.4.8 On-chip flash memory

- Up to 2 MB code flash memory with ECC
- 64 KB data flash memory with ECC
- Censorship protection scheme to prevent flash content visibility
- Multiple block sizes to support features such as boot block, operating system block, and EEPROM emulation.
- Read-while-write with multiple partitions
- Parallel programming mode to support rapid end of line programming
- Hardware programming state machine

1.4.9 Cache memory

- Harvard Architecture cache
- 16 KB Instruction / 16 KB Data
- Four-way set-associative Harvard (instruction and data) 256-bit long cache
 - Two 32-bit fetches per clock
 - Eight-entry store buffer
 - Way locking
 - Supports tag and data parity

1.4.10 On-chip internal static RAM (SRAM)

- Up to 512 KB general-purpose SRAM
- ECC performs single-bit correction, double-bit error detection
 - Address included in ECC checkbase

1.4.11 DRAM controller

The DRAM controller (available only on 473-pin devices) is a multi-port controller that listens to incoming requests on the three AHB slave ports and decides (at each rising clock edge) what command needs to be sent to the external DRAM.

The DRAM controller on this device supports the following types of memories:

- Mobile DDR (mDDR)
- DDR 1
- DDR 2 (optional)
- SDR

The controller has the following features:

- Supports 3 64-bit wide AHB slave ports
- Optimized timing for 32-byte bursts and single beat accesses on the AHB interface
- Optimized timing for 8-byte and 16-byte bursts on the DRAMC interface
- Supports priority elevation on the slave ports for single accesses
- Supports a 16-bit wide DRAM interface
- 1 chip select (CS)
- DRAM interface clock speed up to 90 MHz
- mDDR memory controller
 - 16 bit external interface
 - Address range up to 8 MB

1.4.12 Boot assist module (BAM)

- Enables booting via serial mode (CAN, LIN)
- Handles static mode in case of an erroneous boot procedure
- Implemented in 8 KB ROM
- Supports Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM)

1.4.13 Parallel data interface (PDI)

- Support for external ADC and CMOS image sensors
- Parallel interface operation up to MCU system bus frequency
- Selectable data capture from rising or falling edge
- Receive FIFO with adjustable trigger thresholds
- Data width for 8, 10, 12, 14, and 16 bits
- Data Packing Unit to pack input data on 64-bit words. Data packed on 8- or 16- bit boundary, depending on input data width
- Binary increasing channel select that allows as many as 8 channels to be selected
- Frame synchronization through Vsync, Hsync, PIXCLK

1.4.14 Serial peripheral interface (SPI) modules

- 3 Serial Peripheral Interfaces
 - Full duplex communication ports with interrupt and eDMA request support
 - Supports all functional modes from QSPI submodule of QSMCM (MPC5xx family)



- Support for queues in RAM
- Six chip selects, expandable to 64 with external demultiplexers
- Programmable frame size, baud rate, clock delay and clock phase on a per frame basis
- Modified SPI mode for interfacing to peripherals with longer setup time requirements
- Support for up to 60 Mbit/s in Slave Only Rx Mode

1.4.15 Serial communication interface module (UART)

The serial communication interface module on this device features the following:

- UART features:
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit or 9-bit words)
 - Error detection and flagging
 - Parity, noise and framing errors
 - Interrupt driven operation with 4 interrupts sources
 - Separate transmitter and receiver CPU interrupt sources
 - 16-bit programmable baud-rate modulus counter and 16-bit fractional
 - 2 receiver wake-up methods
- LIN features:
 - Autonomous LIN frame handling
 - Message buffer to store identifier and up to eight data bytes
 - Supports message length of up to 64 bytes
 - Detection and flagging of LIN errors
 - Sync field; Delimiter; ID parity; Bit, Framing; Checksum and Timeout errors
 - Classic or extended checksum calculation
 - Configurable Break duration of up to 36-bit times
 - Programmable Baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features
 - Loop back
 - Self Test
 - LIN bus stuck dominant detection
 - Interrupt driven operation with 16 interrupt sources
 - LIN slave mode features
 - Autonomous LIN header handling
 - Autonomous LIN response handling
 - Discarding of irrelevant LIN responses using up to 16 ID filters

1.4.16 Controller area network module (CAN)

- 32 message buffers each
- Full implementation of the CAN protocol specification, Version 2.0B
- Programmable acceptance filters
- Individual Rx filtering per message buffer
- Short latency time for high priority transmit messages
- Arbitration scheme according to message ID or message buffer number
- Listen-only mode capabilities
- Programmable clock source: system clock or oscillator clock
- Reception queue possible by setting more than one Rx message buffer with the same ID
- Backwards compatible with previous CAN modules
- Safety CAN features on 1 CAN module as implemented on PXD1005

1.4.17 Dual-channel FlexRay controller

- Full implementation of FlexRay Protocol Specification 2.1
- 64 configurable message buffers can be handled
- Message buffers configurable as Tx, Rx, or RxFIFO
- Message buffer size configurable
- Message filtering for all message buffers based on FrameID, cycle count and message ID
- Programmable acceptance filters for RxFIFO message buffers
- Dual channel, each at up to 10 Mbit/s data rate

1.4.18 Periodic interrupt timer (PIT)

The PIT module implements the features below:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- 32-bit counter for real time interrupt, clocked from main external oscillator
- Can be used for software tick or DMA trigger operation

1.4.19 System timer module (STM)

The STM implements the features below:

- Duplicated periphery to guarantee that safety targets (SIL3) are achieved
- Up-counter with four output compare registers
- OS task protection and hardware tick implementation as per current state-of-the-art AUTOSAR requirement

1.4.20 Motor control (MOTC) peripherals

The peripherals in this section can be used for general-purpose applications, but are specifically designed for motor control (MOTC) applications.

1.4.20.1 Pulse width modulator (PWM)

The PWM module contains three PWM channels, each of which is configured to control a single half-bridge power stage. There may also be one or more fault channels.

This PWM is capable of controlling most motor types: AC induction motors (ACIM), Permanent Magnet AC motors (PMAC), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors.

A PWM module implements the following features:

- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- Maximum operating frequency lower than or equal to platform frequency
- Clock source not modulated and independent from system clock (generated via auxiliary PLL)
- Fine granularity control for enhanced resolution of the PWM period
- PWM outputs can operate as complementary pairs or independent channels
- Ability to accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software-control for each PWM output
- All outputs can be forced to a value simultaneously
- PWMX pin can optionally output a third signal from each channel
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- Option to supply the source for each complementary PWM signal pair from any of the following:
 - External digital pin
 - Internal timer channel



- External ADC input, taking into account values set in ADC high and low limit registers
- DMA support

1.4.20.2 Cross triggering unit (CTU)

The CTU provides automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

The CTU implements the following features:

- Cross triggering between ADC, PWM, eTimer, and external pins
- Double buffered trigger generation unit with as many as eight independent triggers generated from external triggers
- Maximum operating frequency lower than or equal to platform
- Trigger generation unit configurable in sequential mode or in triggered mode
- Trigger delay unit to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection
- DMA support with safety features

1.4.20.3 Analog-to-digital converter (ADC)

- 4 independent ADCs with 12-bit A/D resolution
- Common mode conversion range of 0–5 V or 0–3.3 V
- 22 single-ended input channels
- Supports eight FIFO queues with fixed priority
- Queue modes with priority-based preemption; initiated by software command, internal, or external triggers
- DMA and interrupt request support

1.4.20.4 eTimer module

Three 16-bit general purpose up/down timer/counters per module are implemented with the following features:

- Operates up to platform frequency
- Individual channel capability
 - Input capture trigger
 - Output compare



- Double buffer (to capture rising edge and falling edge)
- Separate prescaler for each counter
- Selectable clock source
- 0–100% pulse measurement
- Rotation direction flag (Quad decoder mode)
- Maximum count rate
 - Equals peripheral clock/2 for external event counting
 - Equals peripheral clock for internal clock counting
- Cascadeable counters
- Programmable count modulo
- Quadrature decode capabilities
- Counters can share available input pins
- Count once or repeatedly
- Preloadable counters
- Pins available as GPIO when timer functionality not in use
- DMA support

1.4.21 Redundancy control and checker unit (RCCU)

The RCCU checks all outputs of the sphere of replication (addresses, data, control signals). It has the following features:

- Duplicated module to guarantee highest possible diagnostic coverage (check of checker)
- Multiple times replicated IP to be used as checkers on the PBRIDGE output, flash controller output, SRAM Output, DMA Channel mux inputs

1.4.22 Software watchdog timer (SWT)

This module implements the features below:

- Duplicated periphery to guarantee that safety targets (SIL3) are achieved
- Fault tolerant output
- Safe internal RC oscillator as reference clock
- Windowed watchdog
- Program flow control monitor with 16-bit pseudorandom key generation
- Allows high level of safety (SIL3 monitor)

1.4.23 Fault collection and control unit (FCCU)

The FCCU module has the following features:

- Redundant collection of hardware checker results
- Redundant collection of error information and latch of faults from critical modules on the device

- Collection of test results
- Configurable and graded fault control
 - Internal reactions (No internal reaction, NMI, Reset, or safe mode)
 - External reaction (failure is reported to the outside world via configurable output pins)

1.4.24 System integration unit lite (SIUL)

The SIUL controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The SIUL provides the following features:

- Centralized pad control on per-pin basis
 - Pin function selection
 - Configurable weak pull-up/down
 - Configurable slew rate control (slow/medium/fast)
 - Hysteresis on GPIO pins
 - Configurable automatic safe mode pad control
- Input filtering for external interrupts

1.4.25 Cyclic redundancy checker (CRC) Unit

The CRC module is a configurable multiple data flow unit to compute CRC signatures on data written to an input register.

The CRC unit has the following features:

- Three sets of registers to allow three concurrent contexts with possibly different CRC computations, each with a selectable polynomial and seed
- Computes 16- or 32-bit wide CRC on the fly (single-cycle computation) and stores the result in an internal register
- Implements the following standard CRC polynomials:
 - $x^{16} + x^{12} + x^5 + 1$ [16-bit CRC-CCITT]
 - $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ [32-bit CRC-ethernet(32)]
- Key engine to be coupled with communication periphery where CRC application is added to allow implementation of safe communication protocol
- Offloads the core from cycle-consuming CRC and helps in checking the configuration signature for safe start-up or periodic procedures
- Connected as a peripheral on the internal peripheral bus
- Provides DMA support

1.4.26 Non-maskable interrupt (NMI)

The non-maskable interrupt with de-glitching filter is available to support high priority core exceptions.

1.4.27 System status and configuration module (SSCM)

The SSCM on the PXS30 features the following:

- System configuration and status
- Debug port status and debug port enable
- Multiple boot code starting locations out of reset through implementation of search for valid Reset Configuration Half Word
- Sets up the MMU to allow user boot code to execute as either Classic PowerPC Book E code (default) or as Freescale VLE code out of flash
- Supports serial bootloading of either Classic PowerPC Book E code (default) or Freescale VLE code
- Detection of user boot code
- Automatic switch to serial boot mode if internal flash is blank or invalid

1.4.28 Nexus development interface (NDI)

- Per IEEE-ISTO 5001-2008
- Real time development support for Power Architecture[®] core through Nexus class 3 (some class 4 support)
- Nexus support to snoop system SRAM traffic
- Data trace of FlexRay accesses
- Read and write access
- Configured via the IEEE 1149.1 (JTAG) port
- High bandwidth mode for fast message transmission
- Reduced bandwidth mode for reduced pin usage

1.4.29 IEEE 1149.1 JTAG controller (JTAGC)

- IEEE 1149.1-2001 Test Access Port (TAP) interface
- JCOMP input that provides the ability to share the TAP. Selectable modes of operation include JTAGC/debug or normal system operation
- 5-bit instruction register that supports IEEE 1149.1-2001 defined instructions
- 5-bit instruction register that supports additional public instructions
- Three test data registers: a bypass register, a boundary scan register, and a device identification register
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry

1.5 Developer support

This family of MCUs is supported by Freescale's Tower Development System as well as a broad set of advanced debug and runtime software:

- CodeWarrior
- FreeMaster
- MQX
- RAppID Init
- RAppID Toolbox

Chapter 2 Memory Maps

2.1 Introduction

Table 2-1 shows the high-level memory organization of the PXS30 microcontroller.

Table 2-1. PXS30 system memory map overview

Start Address	Start Address	Size (MB)	Region
Flash memory			
0x0000_0000	0x1FFF_FFFF	512	Flash
EBI			
0x2000_0000	0x3FFF_FFFF	512	EBI
SRAM			
0x4000_0000	0x5FFF_FFFF	512	EBI
DRAM			
0x6000_0000	0x7FFF_FFFF	512	DRAM
On-platform peripherals			
0x8000_0000	0x9FFF_FFFF	512	Peripherals on PBRIDGE
Not allocated			
0xA000_0000	0xBFFF_FFFF	512	Not allocated
Off-platform peripherals			
0xC000_0000	0xDFFF_FFFF	512	Peripherals on PBRIDGE
Off-platform peripherals			
0xE000_0000	0xFFFF_FFFF	512	Peripherals on PBRIDGE

Table 2-2 shows the memory map for the PXS30. All addresses on the PXS30, including those that are reserved, are identified in the table. The addresses represent the physical addresses assigned to each region or module name. The table also identifies the associated peripheral control register (PCTL) number and the differences in the memory map between Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM).

Table 2-2. PXS30 memory map

Start Address	Size (KB)	PCTL number	Mode ¹	Region / Module Name
Flash memory				
0x0000_0000	16	—	—	CFM0 Code flash array Bank 0
0x0000_4000	16	—	—	CFM0 Code flash array Bank 0
0x0000_8000	32	—	—	CFM0 Code flash array Bank 0
0x0001_0000	32	—	—	CFM0 Code flash array Bank 0
0x0001_8000	16	—	—	CFM0 Code flash array Bank 0

Table 2-2. PXS30 memory map (continued)

Start Address	Size (KB)	PCTL number	Mode ¹	Region / Module Name
0x0001_C000	16	—	—	CFM0 Code flash array Bank 0
0x0002_0000	64	—	—	CFM0 Code flash array Bank 0
0x0003_0000	64	—	—	CFM0 Code flash array Bank 0
0x0004_0000	16	—	—	CFM1 Code flash array Bank 0
0x0004_4000	16	—	—	CFM1 Code flash array Bank 0
0x0004_8000	32	—	—	CFM1 Code flash array Bank 0
0x0005_0000	32	—	—	CFM1 Code flash array Bank 0
0x0005_8000	16	—	—	CFM1 Code flash array Bank 0
0x0005_C000	16	—	—	CFM1 Code flash array Bank 0
0x0006_0000	64	—	—	CFM1 Code flash array Bank 0
0x0007_0000	64	—	—	CFM1 Code flash array Bank 0
0x0008_0000	256	—	—	CFM0/CFM1 Code flash array Bank 0
0x000C_0000	256	—	—	CFM0/CFM1 Code flash array Bank 0
0x0010_0000	256	—	—	CFM0/CFM1 Code flash array Bank 1
0x0014_0000	256	—	—	CFM0/CFM1 Code flash array Bank 1
0x0018_0000	256	—	—	CFM0/CFM1 Code flash array Bank 1
0x001C_0000	256	—	—	CFM0/CFM1 Code flash array Bank 1
0x0020_0000	16	—	—	CFM0 Code flash array Shadow sector
0x0020_4000	32496	Reserved		
0x0028_0000	16	—	—	CFM1 Code flash array Shadow sector
0x0028_4000	1520	Reserved		
0x0040_0000	16	—	—	CFM0 Code flash array Test sector
0x0040_4000	3568	Reserved		
0x0080_0000	16	—	—	DFM0 Data flash array
0x0080_4000	16	—	—	DFM0 Data flash array
0x0080_8000	16	—	—	DFM0 Data flash array
0x0080_C000	16	—	—	DFM0 Data flash array
0x0081_0000	4032	Reserved		
0x00C0_0000	8	—	—	DFM0 Data flash array Test sector
0x00C0_2000	4088	Reserved		
Emulation mapping				
0x0100_0000	507904	—		Emulation
External Bus Interface (EBI)				
0x2000_0000	524288	—		External Bus Interface (EBI)

Table 2-2. PXS30 memory map (continued)

Start Address	Size (KB)	PCTL number	Mode ¹	Region / Module Name
Static RAM (SRAM)				
0x4000_0000	512	—	LS	SRAM (PXS3020, PXS3015) In Lock Step Mode (LSM), space between 0x4008_0000 and 0x5FFF_FFFF is reserved.
	256	—	DP	SRAM Core_0 ² (PXS30, PXS3015) In Decoupled Parallel Mode (DPM), space between 0x4004_0000 and 0x4FFF_FFFF is reserved
0x5000_0000	256	—	DP	SRAM Core_1 ³ (PXS30, PXS3015) In Decoupled Parallel Mode (DPM), space between 0x5004_0000 and 0x5FFF_FFFF is reserved.
0x4000_0000	256	—	LS	SRAM (PXS30, PXS3010) In Lock Step Mode (LSM), space between 0x4004_0000 and 0x5FFF_FFFF is reserved.
	128	—	DP	SRAM Core_0 ² (PXS30, PXS3010) In Decoupled Parallel Mode (DPM), space between 0x4002_0000 and 0x4FFF_FFFF is reserved.
0x5000_0000	128	—	DP	SRAM Core_1 ³ (PXS30, PXS3010) In Decoupled Parallel Mode (DPM), space between 0x5002_0000 and 0x5FFF_FFFF is reserved.
Dynamic RAM (DRAM)				
0x6000_0000	524288	—	—	DRAM
Peripherals				
0x8FF0_0000	16	—	DP	PBRIDGE_1
0x8FF0_4000	16	—	DP	XBAR_1
0x8FF0_8000	32	Reserved		
0x8FF1_0000	16	—	DP	Memory Protection Unit (MPU_1)
0x8FF1_4000	64	Reserved		
0x8FF2_4000	16	—	DP	Semaphores (SEMA4_1)
0x8FF2_8000	48	Reserved		
0x8FF3_8000	16	—	DP	Software Watchdog (SWT_1)
0x8FF3_C000	16	—	DP	System Timer Module (STM_1)
0x8FF4_0000	16	—	DP	Error Correction Status Module (ECSM_1)
0x8FF4_4000	16	—	DP	Direct Memory Access Controller (DMA_1)
0x8FF4_8000	16	—	DP	Interrupt Controller (INTC_1)
0x8FF4_C000	224	Reserved		
0xC3E4_0000	16	112	LS/DP	Parallel Digital Interface (PDI)
0xC3E4_4000	48	Reserved		
0xC3E5_0000	16	116	LS/DP	Analog to Digital Converter 2 (ADC_2)

Table 2-2. PXS30 memory map (continued)

Start Address	Size (KB)	PCTL number	Mode ¹	Region / Module Name
0xC3E5_4000	16	117	LS/DP	Analog to Digital Converter 3 (ADC_3)
0xC3E5_8000	16	Reserved		
0xC3E5_C000	16	119	LS/DP	Cross Trigger Unit 1 (CTU_1)
0xC3E6_0000	16	120	LS/DP	Cyclic Redundancy Check Unit 1 (CRCU_1)
0xC3E6_4000	64	Reserved		
0xC3E7_4000	16	125	LS/DP	FlexPWM_2

NOTES:

¹ LS = Lock Step Mode, DP = Decoupled Parallel Mode.

² Core_1 cannot fetch instructions from here.

³ Core_0 cannot fetch instructions from here.

Chapter 3

Signal Description

3.1 Package pinouts

Figure 3-1 shows the PXS30 in the 257 MAPBGA package. Figure 3-2 through Figure 3-5 show the PXS30 in the 473 MAPBGA package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
A	VSS_HV_IO	VSS_HV_IO	VDD_HV_IO	nexus MDO[5]	nexus MDO[7]	nexus MDO[9]	flexray CB_TX	flexray CA_TR_EN	VDD_HV_IO	fec RXD[2]	fec RX_CLK	fec RXD[0]	fec MDIO	fec TX_EN	fec TXD[3]	VSS_HV_IO	VSS_HV_IO	A
B	VSS_HV_IO	VSS_HV_IO	mc_cgl clk_out	can1 TXD	nexus MDO [14]	dspi2 CS1	flexray CB_TR_EN	flexray CA_TX	VSS_HV_IO	fec RXD[3]	fec RX_ER	fec RXD[1]	fec TX_ER	fec TX_CLK	can0 TXD	VDD_HV_IO	VSS_HV_IO	B
C	VDD_HV_IO	nexus MDO [15]	VSS_HV_IO	FCCU_F[1]	flexray CB_RX	etimer0 ETC[0]	etimer0 ETC[1]	etimer0 ETC[2]	etimer0 ETC[3]	JCOMP	fec CRS	fec TXD[0]	fec COL	can0 RXD	VSS_HV_PDI	pdi DATA [5]	pdi CLOCK	C
D	nexus MDO [2]	nexus MDO [3]	can1 RXD	dspi0 SOUT	RESERVED	etimer0 ETC[5]	etimer0 ETC[4]	VDD_HV_FLTA	VSS_HV_FLTA	fec TXD[2]	fec TXD[1]	fec RX_DV	fec MDC	VDD_HV_PDI	VSS_HV_IO	pdi DATA [0]	pdi DATA [1]	D
E	nexus MDO [0]	nexus MDO [1]	flexray CA_RX	NMI									pdi LINE_V	pdi DATA [2]	pdi DATA [3]	pdi DATA [4]	E	
F	nexus MDO[6]	nexus MDO [11]	dspi1 SOUT	dspi1 SIN	VDD_LV_COR								mc_cgl clk_out	pdi DATA [6]	pdi DATA [7]	pdi DATA [8]	F	
G	nexus MDO [4]	VDD_HV_IO	dspi0 SCK	dspi1 SCK	VDD_LV_COR								pdi DATA [9]	pdi DATA [10]	pdi DATA [11]	pdi FRAME_V	G	
H	nexus MDO [10]	VSS_HV_IO	dspi0 CS0	dspi1 CS0	VDD_LV_COR								pdi DATA [12]	pdi DATA [13]	VDD_HV_PDI	flexpwm 0 X[0]	H	
J	nexus MCKO	nexus MDO[8]	dspi2 CS0	dspi2 CS2	VDD_LV_COR								pdi DATA [14]	pdi DATA [15]	VSS_HV_PDI	flexpwm 0 X[1]	J	
K	nexus MSEO_B[0]	nexus MSEO_B[1]	nexus RDY_B	dspi0 SIN	VDD_LV_COR								flexpwm 0 X[2]	flexpwm 0 X[3]	flexpwm 0 A[1]	flexpwm 0 B[0]	K	
L	nexus EVTO_B	nexus EVTL_B	dspi2 SCK	nexus MDO [13]	VDD_LV_COR								VDD_HV_DRAM_VREF	TCK	flexpwm 0 B[1]	TDO	L	
M	VDD_HV_OSC	VDD_HV_IO	dspi1 CS2	nexus MDO [12]	VDD_LV_COR								flexpwm 0 B[2]	TDI	TMS	flexpwm 1 A[1]	M	
N	XTALIN	VSS_HV_IO	dspi0 CS3	VSS_LV_PLL									flexpwm 0 B[3]	flexpwm 0 A[2]	flexpwm 1 A[0]	flexpwm 1 B[0]	N	
P	VSS_HV_OSC	RESET	dspi0 CS2	VDD_LV_PLL	etimer1 ETC[1]	etimer1 ETC[2]	adc0 AN[0]	etimer1 ETC[3]	VSS_HV_IO	VDD_HV_IO	adc0_adc1 AN[14]	etimer1 ETC[4]	etimer1 ETC[5]	VDD_HV_IO	flexpwm 0 A[3]	flexpwm 0 A[0]	flexpwm 1 B[1]	P
R	XTAL OUT	FCCU_F[0]	VSS_HV_IO	dspi1 CS3	adc2 AN[0]	adc2 AN[3]	VDD_HV_ADR_13	adc2_adc3 AN[14]	VDD_HV_ADR_02	adc0 AN[2]	adc0_adc1 AN[13]	adc1 AN[1]	VREG_C TRL	lin0 TXD	VSS_HV_IO	flexpwm 1 A[2]	flexpwm 1 B[2]	R
T	VSS_HV_IO	VDD_HV_IO	dspi2 SOUT	adc3 AN[0]	adc3 AN[3]	adc2 AN[2]	VSS_HV_ADR_13	adc2_adc3 AN[13]	VSS_HV_ADR_02	adc0 AN[1]	adc0_adc1 AN[12]	adc1 AN[0]	adc1 AN[2]	lin0 RXD	etimer1 ETC[0]	VDD_HV_IO	VSS_HV_IO	T
U	VSS_HV_IO	VSS_HV_IO	dspi2 SIN	adc3 AN[1]	adc3 AN[2]	adc2 AN[1]	adc2_adc3 AN[11]	adc2_adc3 AN[12]	VDD_HV_ADV	VSS_HV_ADV	adc0_adc1 AN[11]	VREG_INT_EN ABLE	RESET_SUP	VDD_HV_PMU	VSS_HV_PMU	VSS_HV_IO	VSS_HV_IO	U

Figure 3-1. PXS30 257 MAPBGA pinout (top view)

	1	2	3	4	5	6	7	8	9	10	11	12
A	VSS_HV_IO	VSS_HV_IO	VDD_HV_IO	nexus MDO[5]	nexus MDO[7]	nexus MDO[9]	flexray CB_TX	flexray CA_TR_EN	fec RX_DV	fec MDIO	fec TX_CLK	fec TX_EN
B	VSS_HV_IO	VSS_HV_IO	mc_cgl clk_out	can1 TXD	nexus MDO[14]	dspi2 CS1	flexray CB_TR_EN	flexray CA_TX	fec RXD[3]	fec RX_ER	fec TXD[0]	fec RXD[0]
C	VDD_HV_IO	nexus MDO[15]	VSS_HV_IO	FCCU_F[1]	flexray CB_RX	etimer0 ETC[4]	etimer0 ETC[1]	etimer0 ETC[2]	etimer0 ETC[3]	fec TXD[2]	fec TXD[1]	fec CRS
D	nexus MDO[1]	nexus MDO[3]	can1 RXD	dspi0 SOUT	RESERVED	etimer0 ETC[5]	etimer0 ETC[0]	VDD_HV_IO	VSS_HV_IO	JCOMP	VSS_HV_IO	VSS_HV_FL
E	nexus MDO[0]	nexus MDO[2]	flexray CA_RX	NMI								
F	nexus MDO[10]	nexus MDO[11]	nexus MDO[6]	nexus MDO[4]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR
G	nexus MCKO	VDD_HV_IO	nexus MDO[8]	nexus MSEO_B[1]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
H	nexus EVTO_B	VSS_HV_IO	nexus MSEO_B[0]	nexus EVTI_B		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
J	nexus RDY_B	nexus MDO[13]	nexus MDO[12]	dspi1 SIN		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
K	dspi0 SCK	dspi1 CS0	dspi1 SCK	dspi1 SOUT		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
L	dspi0 CS0	dspi2 CS2	dspi2 CS0	VSS_HV_IO		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
M	flexpwm0 X[0]	VDD_HV_IO	dspi0 SIN	VDD_HV_IO		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR

Figure 3-2. PXS30 473 MAPBGA pinout (northwest, viewed from above)

N	flexpwm0 A[0]	VSS_HV_IO	flexpwm0 X[1]	flexpwm0 B[2]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
P	flexpwm0 B[0]	flexpwm0 B[1]	flexpwm0 A[2]	flexpwm0 A[3]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
R	flexpwm0 X[2]	flexpwm0 X[3]	flexpwm0 A[1]	VSS_HV_IO		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
T	flexpwm0 B[3]	flexpwm1 A[0]	flexpwm1 A[1]	VDD_HV_IO		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
U	flexpwm1 B[0]	flexpwm1 B[1]	flexpwm1 A[2]	dspi2 SCK		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR
V	VDD_HV_OSC	VDD_HV_IO	flexpwm1 B[2]	dspi1 CS2		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR
W	XTALIN	VSS_HV_IO	dspi0 CS3	VSS_LV_PLL								
Y	VSS_HV_OSC	RESET	dspi0 CS2	VDD_LV_PLL	flexpwm1 X[0]	adc3 AN[0]	adc2_adc3 AN[11]	adc2_adc3 AN[14]	etimer1 ETC[1]	etimer1 ETC[2]	etimer1 ETC[3]	VSS_HV_IO
AA	XTALOUT	FCCU_F[0]	VSS_HV_IO	dspi1 CS3	flexpwm1 X[1]	adc3 AN[1]	adc2_adc3 AN[12]	adc2 AN[0]	VDD_HV_ADV	VSS_HV_ADV	adc0 AN[2]	adc0 AN[5]
AB	VSS_HV_IO	VDD_HV_IO	dspi2 SOUT	flexpwm1 X[2]	flexpwm1 X[3]	adc3 AN[2]	adc2_adc3 AN[13]	adc2 AN[1]	adc2 AN[2]	adc0 AN[0]	adc0 AN[4]	adc0 AN[6]
AC	VSS_HV_IO	VSS_HV_IO	dspi2 SIN	flexpwm1 A[3]	flexpwm1 B[3]	adc3 AN[3]	VDD_HV_ADR_23	VSS_HV_ADR_23	adc2 AN[3]	adc0 AN[1]	adc0 AN[3]	VDD_HV_ADR_0

Figure 3-3. PXS30 473 MAPBGA pinout (southwest, viewed from above)

13	14	15	16	17	18	19	20	21	22	23	
fec TXD[3]	VDD_HV_IO	pdi DATA[3]	pdi DATA[1]	pdi CLOCK	pdi DATA[7]	pdi DATA[10]	pdi DATA[13]	pdi DATA[15]	VSS_HV_IO	VSS_HV_IO	A
fec TX_ER	VSS_HV_IO	pdi DATA[6]	pdi DATA[4]	pdi DATA[0]	pdi LINE_V	pdi DATA[9]	pdi DATA[14]	can0 TXD	VDD_HV_IO	VSS_HV_IO	B
fec RX_CLK	fec RXD[1]	fec COL	pdi DATA[5]	pdi DATA[2]	pdi DATA[8]	pdi DATA[12]	can0 RXD	VSS_HV_PDI	siul GPIO[197]	dramc CAS	C
VDD_HV_FL_A	fec RXD[2]	fec MDC	VDD_HV_PDI	VSS_HV_PDI	pdi DATA[11]	pdi FRAME_V	VDD_HV_PDI	dramc BA[1]	siul GPIO[195]	dramc BA[0]	D
							mc_cgl clk_out	siul GPIO[149]	dramc CS0	dramc BA[2]	E
VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		dramc RAS	siul GPIO[194]	siul GPIO[148]	dramc D[5]	F
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		siul GPIO[196]	dramc DQS[0]	dramc DM[0]	dramc D[7]	G
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc D[2]	VDD_HV_DRAM_VTT	VDD_HV_DRAM	VSS_HV_DRAM	H
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc D[0]	dramc D[1]	dramc D[3]	dramc D[6]	J
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		VSS_HV_IO	dramc D[4]	dramc D[8]	dramc D[9]	K
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		VDD_HV_IO	VDD_HV_DRAM_VTT	VSS_HV_DRAM	VDD_HV_DRAM	L
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc ODT	dramc WEB	dramc D[11]	dramc D[10]	M

Figure 3-4. PXS30 473 MAPBGA pinout (northeast, viewed from above)

VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc DQS[1]	dramc DM[1]	dramc D[13]	dramc D[12]	N
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc D[14]	dramc D[15]	VSS_HV_DRAM	VDD_HV_DRAM	P
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		VDD_HV_DRAM_VREF	dramc ADD[3]	dramc CKE	dramc CLKB	R
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc ADD[8]	dramc ADD[9]	dramc ADD[1]	dramc CLK	T
VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		dramc ADD[6]	dramc ADD[12]	VDD_HV_DRAM	dramc ADD[0]	U
VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		lin0 TXD	dramc ADD[13]	VSS_HV_DRAM	dramc ADD[2]	V
							lin0 RXD	dramc ADD[14]	dramc ADD[7]	dramc ADD[4]	W
VDD_HV_IO	adc0_adc1 AN[11]	etimer1 ETC[5]	etimer1 ETC[4]	adc1 AN[8]	adc1 AN[6]	TCK	VDD_HV_IO	dramc ADD[15]	dramc ADD[11]	dramc ADD[5]	Y
adc0 AN[8]	adc0_adc1 AN[12]	adc1 AN[0]	adc1 AN[2]	adc1 AN[5]	adc1 AN[7]	TDI	etimer1 ETC[0]	VSS_HV_IO	lin1 TXD	dramc ADD[10]	AA
adc0 AN[7]	adc0_adc1 AN[13]	adc1 AN[1]	adc1 AN[3]	adc1 AN[4]	TDO	TMS	RESERVED	lin1 RXD	VDD_HV_IO	VSS_HV_IO	AB
VSS_HV_ADR_0	adc0_adc1 AN[14]	VDD_HV_ADR_1	VSS_HV_ADR_1	VDD_HV_PMU	VREG_CTRL	VSS_HV_PMU	RESET_SUP	VREG_INT_ENABLE	VSS_HV_IO	VSS_HV_IO	AC

Figure 3-5. PXS30 473 MAPBGA pinout (southeast, viewed from above)

3.2 Pin descriptions

The following sections provide signal descriptions and related information about the functionality and configuration for this microcontroller.

3.2.1 Multiplexed pins

Table 3-1 shows the pin multiplexing for the PXS30 microcontrollers in the 257 MAPBGA package. Table 3-2 shows the pin multiplexing for the PXS30 microcontrollers in the 473 MAPBGA package.

Table 3-1. 257 MAPBGA pin multiplexing

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
A4	GPIO	nexus MDO[5] ¹	A0: siul_GPIO[114] A1: _ A2: npc_wrapper_MDO[5] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A5	GPIO	nexus MDO[7] ¹	A0: siul_GPIO[112] A1: _ A2: npc_wrapper_MDO[7] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A6	GPIO	nexus MDO[9] ¹	A0: siul_GPIO[110] A1: _ A2: npc_wrapper_MDO[9] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A7	GPIO	flexray CB_TX	A0: siul_GPIO[51] A1: flexray_CB_TX A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
A8	GPIO	flexray CA_TR_EN	A0: siul_GPIO[47] A1: flexray_CA_TR_EN A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
A10	GPIO	fec RXD[2]	A0: siul_GPIO[213] A1: _ A2: _ A3: dsp2_SOUT	I: fec_RXD[2] I: _ I: siul_EIRQ[21]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A11	GPIO	fec RX_CLK	A0: siul_GPIO[209] A1: flexray_DBG2 A2: etimer2_ETC[2] A3: dsp0_CS6	I: fec_RX_CLK I: _ I: siul_EIRQ[25]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A12	GPIO	fec RXD[0]	A0: siul_GPIO[211] A1: i2c1_clock A2: _ A3: _	I: fec_RXD[0] I: _ I: siul_EIRQ[27]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A13	GPIO	fec MDIO	A0: siul_GPIO[198] A1: fec_MDIO A2: _ A3: dsp2_CS0	I: _ I: _ I: siul_EIRQ[28]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A14	GPIO	fec TX_EN	A0: siul_GPIO[200] A1: fec_TX_EN A2: _ A3: lin0_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
A15	GPIO	fec TXD[3]	A0: siul_GPIO[204] A1: fec_TXD[3] A2: _ A3: dsp2_CS2	I: flexpwm1_FAULT[2] I: _ I: siul_EIRQ[29]	—	disabled	GP Slow/ Medium	VDD_HV_IO
B3	GPIO	mc_cgl clk_out	A0: siul_GPIO[22] A1: mc_cgl_clk_out A2: etimer2_ETC[5] A3: _	I: _ I: _ I: siul_EIRQ[18]	—	disabled	GP Slow/ Fast	VDD_HV_IO
B4	GPIO	can1 TXD	A0: siul_GPIO[14] A1: can1_TXD A2: _ A3: _	I: _ I: _ I: siul_EIRQ[13]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
B5	GPIO	nexus MDO[14] ¹	A0: siul_GPIO[219] A1: _ A2: npc_wrapper_MDO[14] A3: can3_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
B6	GPIO	dspi2 CS1	A0: siul_GPIO[9] A1: dspi2_CS1 A2: _ A3: _	I: flexpwm0_FAULT[0] I: lin3_RXD I: can2_RXD	—	disabled	GP Slow/ Medium	VDD_HV_IO
B7	GPIO	flexray CB_TR_EN	A0: siul_GPIO[52] A1: flexray_CB_TR_EN A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
B8	GPIO	flexray CA_TX	A0: siul_GPIO[48] A1: flexray_CA_TX A2: _ A3: _	I: ctu1_EXT_IN I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
B10	GPIO	fec RXD[3]	A0: siul_GPIO[214] A1: i2c1_data A2: _ A3: _	I: fec_RXD[3] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B11	GPIO	fec RX_ER	A0: siul_GPIO[215] A1: _ A2: _ A3: dspi0_CS1	I: fec_RX_ER I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B12	GPIO	fec RXD[1]	A0: siul_GPIO[212] A1: dspi1_CS1 A2: etimer2_ETC[5] A3: _	I: fec_RXD[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B13	GPIO	fec TX_ER	A0: siul_GPIO[205] A1: fec_TX_ER A2: dspi2_CS3 A3: _	I: flexpwm1_FAULT[3] I: lin0_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
B14	GPIO	fec TX_CLK	A0: siul_GPIO[207] A1: flexray_DBG0 A2: etimer2_ETC[4] A3: dspio_CS4	I: fec_TX_CLK I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B15	GPIO	can0 TXD	A0: siul_GPIO[16] A1: can0_TXD A2: _ A3: sscm_DEBUG[0]	I: _ I: _ I: siul_EIRQ[15]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C2	GPIO	nexus MDO[15] ¹	A0: siul_GPIO[220] A1: _ A2: npc_wrapper_MDO[15] A3: _	I: can3_RXD I: can2_RXD I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
C5	GPIO	flexray CB_RX	A0: siul_GPIO[50] A1: _ A2: ctu1_EXT_TGR A3: _	I: flexray_CB_RX I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C6	GPIO	etimer0 ETC[0]	A0: siul_GPIO[0] A1: etimer0_ETC[0] A2: _ A3: _	I: dspio2_SIN I: _ I: siul_EIRQ[0]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C7	GPIO	etimer0 ETC[1]	A0: siul_GPIO[1] A1: etimer0_ETC[1] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[1]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C8	GPIO	etimer0 ETC[2]	A0: siul_GPIO[2] A1: etimer0_ETC[2] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[2]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C9	GPIO	etimer0 ETC[3]	A0: siul_GPIO[3] A1: etimer0_ETC[3] A2: _ A3: _	I: _ I: mc_rgm_ABS[2] I: siul_EIRQ[3]	—	pull down	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
C11	GPIO	fec CRS	A0: siul_GPIO[208] A1: flexray_DBG1 A2: etimer2_ETC[3] A3: dspio_CS5	I: fec_CRIS I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C12	GPIO	fec TXD[0]	A0: siul_GPIO[201] A1: fec_TXD[0] A2: etimer2_ETC[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C13	GPIO	fec COL	A0: siul_GPIO[206] A1: fec_COL A2: _ A3: lin1_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C14	GPIO	can0 RXD	A0: siul_GPIO[17] A1: _ A2: _ A3: sscm_DEBUG[1]	I: can0_RXD I: can1_RXD I: siul_EIRQ[16]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C16	GPIO	pdi DATA[5]	A0: siul_GPIO[136] A1: flexpwm2_A[0] A2: _ A3: etimer1_ETC[0]	I: pdi_DATA[5] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C17	GPIO	pdi CLOCK	A0: siul_GPIO[128] A1: flexpwm2_B[1] A2: _ A3: etimer1_ETC[3]	I: pdi_CLOCK I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
D1	GPIO	nexus MDO[2] ¹	A0: siul_GPIO[85] A1: _ A2: npc_wrapper_MDO[2] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
D2	GPIO	nexus MDO[3] ¹	A0: siul_GPIO[84] A1: _ A2: npc_wrapper_MDO[3] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
D3	GPIO	can1 RXD	A0: siul_GPIO[15] A1: _ A2: _ A3: _	I: can1_RXD I: can0_RXD I: siul_EIRQ[14]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D4	GPIO	dspi0 SOUT	A0: siul_GPIO[38] A1: dspio_SOUT A2: _ A3: sscm_DEBUG[6]	I: _ I: _ I: siul_EIRQ[24]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D6	GPIO	etimer0 ETC[5]	A0: siul_GPIO[44] A1: etimer0_ETC[5] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D7	GPIO	etimer0 ETC[4]	A0: siul_GPIO[43] A1: etimer0_ETC[4] A2: _ A3: _	I: _ I: mc_rgm_ABS[0] I: _	—	pull down	GP Slow/ Medium	VDD_HV_IO
D10	GPIO	fec TXD[2]	A0: siul_GPIO[203] A1: fec_TXD[2] A2: _ A3: _	I: flexpwm1_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D11	GPIO	fec TXD[1]	A0: siul_GPIO[202] A1: fec_TXD[1] A2: _ A3: dspio2_SCK	I: flexpwm1_FAULT[0] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D12	GPIO	fec RX_DV	A0: siul_GPIO[210] A1: flexray_DBG3 A2: etimer2_ETC[0] A3: dspio_CS7	I: fec_RX_DV I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D13	GPIO	fec MDC	A0: siul_GPIO[199] A1: fec_MDC A2: _ A3: _	I: _ I: lin1_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
D16	GPIO	pdi DATA[0]	A0: siul_GPIO[131] A1: _ A2: lin3_TXD A3: _	I: pdi_DATA[0] I: _ I: flexpwm2_FAULT[2]	—	disabled	PDI Medium	VDD_HV_PDI
D17	GPIO	pdi DATA[1]	A0: siul_GPIO[132] A1: flexpwm2_B[3] A2: _ A3: _	I: pdi_DATA[1] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
E2	GPIO	nexus MDO[1] ¹	A0: siul_GPIO[86] A1: _ A2: npc_wrapper_MDO[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
E3	GPIO	flexray CA_RX	A0: siul_GPIO[49] A1: _ A2: ctu0_EXT_TGR A3: _	I: flexray_CA_RX I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
E14	GPIO	pdi LINE_V	A0: siul_GPIO[129] A1: _ A2: lin2_TXD A3: _	I: pdi_LINE_V I: _ I: flexpwm2_FAULT[0]	—	disabled	PDI Medium	VDD_HV_PDI
E15	GPIO	pdi DATA[2]	A0: siul_GPIO[133] A1: flexpwm2_A[1] A2: _ A3: etimer1_ETC[2]	I: pdi_DATA[2] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
E16	GPIO	pdi DATA[3]	A0: siul_GPIO[134] A1: flexpwm2_X[1] A2: _ A3: _	I: pdi_DATA[3] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
E17	GPIO	pdi DATA[4]	A0: siul_GPIO[135] A1: flexpwm2_A[2] A2: _ A3: etimer1_ETC[4]	I: pdi_DATA[4] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
F1	GPIO	nexus MDO[6] ¹	A0: siul_GPIO[113] A1: _ A2: npc_wrapper_MDO[6] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F2	GPIO	nexus MDO[11] ¹	A0: siul_GPIO[108] A1: _ A2: npc_wrapper_MDO[11] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F3	GPIO	dspi1 SOUT	A0: siul_GPIO[7] A1: dspi1_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[7]	—	disabled	GP Slow/ Medium	VDD_HV_IO
F4	GPIO	dspi1 SIN	A0: siul_GPIO[8] A1: _ A2: _ A3: _	I: dspi1_SIN I: _ I: siul_EIRQ[8]	—	disabled	GP Slow/ Medium	VDD_HV_IO
F14	GPIO	mc_cgl clk_out	A0: siul_GPIO[233] A1: mc_cgl_clk_out A2: etimer2_ETC[5] A3: _	I: _ I: _ I: _	—	disabled	PDI Fast	VDD_HV_PDI
F15	GPIO	pdi DATA[6]	A0: siul_GPIO[137] A1: flexpwm2_B[0] A2: _ A3: etimer1_ETC[1]	I: pdi_DATA[6] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
F16	GPIO	pdi DATA[7]	A0: siul_GPIO[138] A1: flexpwm2_B[2] A2: _ A3: etimer1_ETC[5]	I: pdi_DATA[7] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
F17	GPIO	pdi DATA[8]	A0: siul_GPIO[139] A1: flexpwm2_A[3] A2: _ A3: _	I: pdi_DATA[8] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
G1	GPIO	nexus MDO[4] ¹	A0: siul_GPIO[115] A1: _ A2: npc_wrapper_MDO[4] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
G3	GPIO	dspl0 SCK	A0: siul_GPIO[37] A1: dspl0_SCK A2: _ A3: sscm_DEBUG[5]	I: flexpwm0_FAULT[3] I: _ I: siul_EIRQ[23]	—	disabled	GP Slow/ Medium	VDD_HV_IO
G4	GPIO	dspl1 SCK	A0: siul_GPIO[6] A1: dspl1_SCK A2: _ A3: _	I: _ I: _ I: siul_EIRQ[6]	—	disabled	GP Slow/ Medium	VDD_HV_IO
G14	GPIO	pdi DATA[9]	A0: siul_GPIO[140] A1: flexpwm2_X[2] A2: _ A3: _	I: pdi_DATA[9] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G15	GPIO	pdi DATA[10]	A0: siul_GPIO[141] A1: flexpwm2_X[3] A2: _ A3: _	I: pdi_DATA[10] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G16	GPIO	pdi DATA[11]	A0: siul_GPIO[142] A1: flexpwm2_X[0] A2: _ A3: _	I: pdi_DATA[11] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
G17	GPIO	pdi FRAME_V	A0: siul_GPIO[130] A1: _ A2: _ A3: _	I: pdi_FRAME_V I: lin2_RXD I: flexpwm2_FAULT[1]	—	disabled	PDI Medium	VDD_HV_PDI
H1	GPIO	nexus MDO[10] ¹	A0: siul_GPIO[109] A1: _ A2: npc_wrapper_MDO[10] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
H3	GPIO	dspi0 CS0	A0: siul_GPIO[36] A1: dspi0_CS0 A2: _ A3: sscm_DEBUG[4]	I: _ I: _ I: siul_EIRQ[22]	—	disabled	GP Slow/ Medium	VDD_HV_IO
H4	GPIO	dspi1 CS0	A0: siul_GPIO[5] A1: dspi1_CS0 A2: _ A3: dspi0_CS7	I: _ I: _ I: siul_EIRQ[5]	—	disabled	GP Slow/ Medium	VDD_HV_IO
H14	GPIO	pdi DATA[12]	A0: siul_GPIO[143] A1: _ A2: _ A3: _	I: pdi_DATA[12] I: lin3_RXD I: flexpwm2_FAULT[3]	—	disabled	PDI Medium	VDD_HV_PDI
H15	GPIO	pdi DATA[13]	A0: siul_GPIO[144] A1: pdi_SENS_SEL[2] A2: ctu1_EXT_TGR A3: _	I: pdi_DATA[13] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
H17	GPIO	flexpwm0 X[0]	A0: siul_GPIO[194] A1: flexpwm0_X[0] A2: ebi_D28 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
J1	GPIO	nexus MCKO	A0: siul_GPIO[87] A1: _ A2: npc_wrapper_MCKO A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J2	GPIO	nexus MDO[8] ¹	A0: siul_GPIO[111] A1: _ A2: npc_wrapper_MDO[8] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J3	GPIO	dspi2 CS0	A0: siul_GPIO[10] A1: dspi2_CS0 A2: _ A3: can3_TXD	I: _ I: _ I: siul_EIRQ[9]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
J4	GPIO	dspi2 CS2	A0: siul_GPIO[42] A1: dspi2_CS2 A2: lin3_TXD A3: can2_TXD	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
J14	GPIO	pdi DATA[14]	A0: siul_GPIO[145] A1: pdi_SENS_SEL[1] A2: i2c2_clock A3: _	I: pdi_DATA[14] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
J15	GPIO	pdi DATA[15]	A0: siul_GPIO[146] A1: pdi_SENS_SEL[0] A2: i2c2_data A3: _	I: pdi_DATA[15] I: ctu1_EXT_IN I: _	—	disabled	PDI Medium	VDD_HV_PDI
J17	GPIO	flexpwm0 X[1]	A0: siul_GPIO[195] A1: flexpwm0_X[1] A2: ebi_D29 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
K1	GPIO	nexus MSEO_B[0] ¹	A0: siul_GPIO[89] A1: _ A2: npc_wrapper_MSEO_B[0] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
K2	GPIO	nexus MSEO_B[1] ¹	A0: siul_GPIO[88] A1: _ A2: npc_wrapper_MSEO_B[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
K3	GPIO	nexus RDY_B	A0: siul_GPIO[216] A1: _ A2: nexus_RDY_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
K4	GPIO	dspi0 SIN	A0: siul_GPIO[39] A1: _ A2: _ A3: sscm_DEBUG[7]	I: dspi0_SIN I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
K14	GPIO	flexpwm0 X[2]	A0: siul_GPIO[196] A1: flexpwm0_X[2] A2: ebi_D30 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
K15	GPIO	flexpwm0 X[3]	A0: siul_GPIO[197] A1: flexpwm0_X[3] A2: ebi_D31 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
K16	GPIO	flexpwm0 A[1]	A0: siul_GPIO[149] A1: _ A2: ebi_RD_WR A3: flexpwm0_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
K17	GPIO	flexpwm0 B[0]	A0: siul_GPIO[148] A1: _ A2: ebi_CLKOUT A3: flexpwm0_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
L1	GPIO	nexus EVTO_B	A0: siul_GPIO[90] A1: _ A2: npc_wrapper_EVTO_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
L2	GPIO	nexus EVTI_B	A0: siul_GPIO[91] A1: _ A2: leo_sor_proxy_EVTI_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
L3	GPIO	dspi2 SCK	A0: siul_GPIO[11] A1: dspi2_SCK A2: _ A3: _	I: can3_RXD I: _ I: siul_EIRQ[10]	—	disabled	GP Slow/ Medium	VDD_HV_IO
L4	GPIO	nexus MDO[13] ¹	A0: siul_GPIO[218] A1: _ A2: npc_wrapper_MDO[13] A3: _	I: can2_RXD I: can3_RXD I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
L16	GPIO	flexpwm0 B[1]	A0: siul_GPIO[150] A1: dramc_CS0 A2: ebi_TS A3: flexpwm0_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
L17	GPIO	TDO	A0: siul_GPIO[20] A1: jtagc_TDO A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
M3	GPIO	dspi1 CS2	A0: siul_GPIO[56] A1: dspi1_CS2 A2: _ A3: dspi0_CS5	I: flexpwm0_FAULT[3] I: lin2_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
M4	GPIO	nexus MDO[12] ¹	A0: siul_GPIO[217] A1: _ A2: npc_wrapper_MDO[12] A3: can2_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
M14	GPIO	flexpwm0 B[2]	A0: siul_GPIO[152] A1: dramc_CAS A2: ebi_WE_BE_1 A3: flexpwm0_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
M15	GPIO	TDI	A0: siul_GPIO[21] A1: _ A2: _ A3: _	I: jtagc_TDI I: _ I: _	—	pull up	GP Slow/ Medium	VDD_HV_IO
M17	GPIO	flexpwm1 A[1]	A0: siul_GPIO[157] A1: dramc_ODT A2: ebi_CS1 A3: flexpwm1_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
N3	GPIO	dspi0 CS3	A0: siul_GPIO[53] A1: dspi0_CS3 A2: i2c2_clock A3: _	I: flexpwm0_FAULT[2] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
N14	GPIO	flexpwm0_B[3]	A0: siul_GPIO[154] A1: dramc_BA[0] A2: ebi_WE_BE_3 A3: flexpwm0_B[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
N15	GPIO	flexpwm0_A[2]	A0: siul_GPIO[151] A1: dramc_RAS A2: ebi_WE_BE_0 A3: flexpwm0_A[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
N16	GPIO	flexpwm1_A[0]	A0: siul_GPIO[155] A1: dramc_BA[1] A2: ebi_BDIP A3: flexpwm1_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
N17	GPIO	flexpwm1_B[0]	A0: siul_GPIO[156] A1: dramc_BA[2] A2: ebi_CS0 A3: flexpwm1_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P3	GPIO	dspl0_CS2	A0: siul_GPIO[54] A1: dspl0_CS2 A2: i2c2_data A3: _	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/Medium	VDD_HV_IO
P5	GPIO	etimer1_ETC[1]	A0: siul_GPIO[45] A1: etimer1_ETC[1] A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: ctu1_EXT_IN	—	disabled	GP Slow/Medium	VDD_HV_IO
P6	GPIO	etimer1_ETC[2]	A0: siul_GPIO[46] A1: etimer1_ETC[2] A2: ctu0_EXT_TGR A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Medium	VDD_HV_IO
P7	ANA	adc0_AN[0]	—	siul_GPI[23] lin0_RXD	AN: adc0_AN[0]		Analog	VDD_HV_ADR02

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
P8	GPIO	etimer1 ETC[3]	A0: siul_GPIO[92] A1: etimer1_ETC[3] A2: _ A3: _	I: ctu1_EXT_IN I: mc_rgm_FAB I: siul_EIRQ[30]	—	pull down	GP Slow/ Medium	VDD_HV_IO
P11	ANA	adc0_adc1 AN[14]	—	siul_GP[28]	AN: adc0_adc1_AN[14]		Analog Shared	VDD_HV_ADR02
P12	GPIO	etimer1 ETC[4]	A0: siul_GPIO[93] A1: etimer1_ETC[4] A2: ctu1_EXT_TGR A3: _	I: _ I: _ I: siul_EIRQ[31]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P13	GPIO	etimer1 ETC[5]	A0: siul_GPIO[78] A1: etimer1_ETC[5] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[26]	—	disabled	GP Slow/ Medium	VDD_HV_IO
P15	GPIO	flexpwm0 A[3]	A0: siul_GPIO[153] A1: dramc_WEB A2: ebi_WE_BE_2 A3: flexpwm0_A[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P16	GPIO	flexpwm0 A[0]	A0: siul_GPIO[147] A1: dramc_CKE A2: ebi_OE A3: flexpwm0_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
P17	GPIO	flexpwm1 B[1]	A0: siul_GPIO[163] A1: dramc_ADD[5] A2: ebi_ADD13 A3: flexpwm1_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
R4	GPIO	dspl1 CS3	A0: siul_GPIO[55] A1: dspl1_CS3 A2: lin2_TXD A3: dspl0_CS4	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
R5	ANA	adc2 AN[0]	—	siul_GPI[221]	AN: adc2_AN[0]	—	Analog	VDD_HV_ADR02
R6	ANA	adc2 AN[3]	—	siul_GPI[224]	AN: adc2_AN[3]	—	Analog	VDD_HV_ADR02
R8	ANA	adc2_adc3 AN[14]	—	siul_GPI[228]	AN: adc2_adc3_AN[14]	—	Analog Shared	VDD_HV_ADR13
R10	ANA	adc0 AN[2]	—	siul_GPI[33]	AN: adc0_AN[2]	—	Analog	VDD_HV_ADR02
R11	ANA	adc0_adc1 AN[13]	—	siul_GPI[27]	AN: adc0_adc1_AN[13]	—	Analog Shared	VDD_HV_ADR02
R12	ANA	adc1 AN[1]	—	siul_GPI[30] etimer0_ETC[4] siul_EIRQ[19]	AN: adc1_AN[1]	—	Analog	VDD_HV_ADR13
R14	GPIO	lin0 TXD	A0: siul_GPIO[18] A1: lin0_TXD A2: i2c0_clock A3: sscm_DEBUG[2]	I: _ I: _ I: siul_EIRQ[17]	—	disabled	GP Slow/ Medium	VDD_HV_IO
R16	GPIO	flexpwm1 A[2]	A0: siul_GPIO[164] A1: dramc_ADD[6] A2: ebi_ADD14 A3: flexpwm1_A[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO
R17	GPIO	flexpwm1 B[2]	A0: siul_GPIO[165] A1: dramc_ADD[7] A2: ebi_ADD15 A3: flexpwm1_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_IO

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
T3	GPIO	dspi2 SOUT	A0: siul_GPIO[12] A1: dspi2_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[11]	—	disabled	GP Slow/ Medium	VDD_HV_IO
T4	ANA	adc3 AN[0]	—	siul_GPI[229]	AN: adc3_AN[0]	—	Analog	VDD_HV_ADR13
T5	ANA	adc3 AN[3]	—	siul_GPI[232]	AN: adc3_AN[3]	—	Analog	VDD_HV_ADR13
T6	ANA	adc2 AN[2]	—	siul_GPI[223]	AN: adc2_AN[2]	—	Analog	VDD_HV_ADR02
T8	ANA	adc2_adc3 AN[13]	—	siul_GPI[227]	AN: adc2_adc3_AN[13]	—	Analog Shared	VDD_HV_ADR02
T10	ANA	adc0 AN[1]	—	siul_GPI[24] etimer0_ETC[5]	AN: adc0_AN[1]	—	Analog	VDD_HV_ADR02
T11	ANA	adc0_adc1 AN[12]	—	siul_GPI[26]	AN: adc0_adc1_AN[12]	—	Analog Shared	VDD_HV_ADR02
T12	ANA	adc1 AN[0]	—	siul_GPI[29] lin1_RXD	AN: adc1_AN[0]	—	Analog	VDD_HV_ADR13
T13	ANA	adc1 AN[2]	—	siul_GPI[31] siul_EIRQ[20]	AN: adc1_AN[2]	—	Analog	VDD_HV_ADR13

Table 3-1. 257 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
T14	GPIO	lin0 RXD	A0: siul_GPIO[19] A1: _ A2: i2c0_data A3: sscm_DEBUG[3]	I: lin0_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
T15	GPIO	etimer1 ETC[0]	A0: siul_GPIO[4] A1: etimer1_ETC[0] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[4]	—	disabled	GP Slow/ Medium	VDD_HV_IO
U3	GPIO	dspi2 SIN	A0: siul_GPIO[13] A1: _ A2: _ A3: _	I: dspi2_SIN I: flexpwm0_FAULT[0] I: siul_EIRQ[12]	—	disabled	GP Slow/ Medium	VDD_HV_IO
U4	ANA	adc3 AN[1]	—	siul_GPI[230]	AN: adc3_AN[1]	—	Analog	VDD_HV_ADR13
U5	ANA	adc3 AN[2]	—	siul_GPI[231]	AN: adc3_AN[2]	—	Analog	VDD_HV_ADR13
U6	ANA	adc2 AN[1]	—	siul_GPI[222]	AN: adc2_AN[1]	—	Analog	VDD_HV_ADR02
U7	ANA	adc2_adc3 AN[11]	—	siul_GPI[225]	AN: adc2_adc3_AN[11]	—	Analog Shared	VDD_HV_ADR13
U8	ANA	adc2_adc3 AN[12]	—	siul_GPI[226]	AN: adc2_adc3_AN[12]	—	Analog Shared	VDD_HV_ADR13
U11	ANA	adc0_adc1 AN[11]	—	siul_GPI[25]	AN: adc0_adc1_AN[11]	—	Analog Shared	VDD_HV_ADR02
END OF 257 MAPBGA PIN MULTIPLEXING TABLE								

NOTES:
¹ Do not connect pin directly to a power supply or ground.

Table 3-2. 473 MAPBGA pin multiplexing

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
A4	GPIO	nexus MDO[5] ¹	A0: siul_GPIO[114] A1: _ A2: npc_wrapper_MDO[5] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A5	GPIO	nexus MDO[7] ¹	A0: siul_GPIO[112] A1: _ A2: npc_wrapper_MDO[7] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A6	GPIO	nexus MDO[9] ¹	A0: siul_GPIO[110] A1: _ A2: npc_wrapper_MDO[9] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
A7	GPIO	flexray CB_TX	A0: siul_GPIO[51] A1: flexray_CB_TX A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
A8	GPIO	flexray CA_TR_EN	A0: siul_GPIO[47] A1: flexray_CA_TR_EN A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
A9	GPIO	fec RX_DV	A0: siul_GPIO[210] A1: flexray_DBG3 A2: etimer2_ETC[0] A3: dsp0_CS7	I: fec_RX_DV I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
A10	GPIO	fec MDIO	A0: siul_GPIO[198] A1: fec_MDIO A2: _ A3: dsp2_CS0	I: _ I: _ I: siul_EIRQ[28]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A11	GPIO	fec TX_CLK	A0: siul_GPIO[207] A1: flexray_DBG0 A2: etimer2_ETC[4] A3: dsp0_CS4	I: fec_TX_CLK I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
A12	GPIO	fec TX_EN	A0: siul_GPIO[200] A1: fec_TX_EN A2: _ A3: lin0_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
A13	GPIO	fec TXD[3]	A0: siul_GPIO[204] A1: fec_TXD[3] A2: _ A3: dsp2_CS2	I: flexpwm1_FAULT[2] I: _ I: siul_EIRQ[29]	—	disabled	GP Slow/ Medium	VDD_HV_IO
A15	GPIO	pdi DATA[3]	A0: siul_GPIO[134] A1: flexpwm2_X[1] A2: _ A3: _	I: pdi_DATA[3] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
A16	GPIO	pdi DATA[1]	A0: siul_GPIO[132] A1: flexpwm2_B[3] A2: _ A3: _	I: pdi_DATA[1] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
A17	GPIO	pdi CLOCK	A0: siul_GPIO[128] A1: flexpwm2_B[1] A2: _ A3: etimer1_ETC[3]	I: pdi_CLOCK I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
A18	GPIO	pdi DATA[7]	A0: siul_GPIO[138] A1: flexpwm2_B[2] A2: _ A3: etimer1_ETC[5]	I: pdi_DATA[7] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
A19	GPIO	pdi DATA[10]	A0: siul_GPIO[141] A1: flexpwm2_X[3] A2: _ A3: _	I: pdi_DATA[10] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
A20	GPIO	pdi DATA[13]	A0: siul_GPIO[144] A1: pdi_SENS_SEL[2] A2: ctu1_EXT_TGR A3: _	I: pdi_DATA[13] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
A21	GPIO	pdi DATA[15]	A0: siul_GPIO[146] A1: pdi_SENS_SEL[0] A2: i2c2_data A3: _	I: pdi_DATA[15] I: ctu1_EXT_IN I: _	—	disabled	PDI Medium	VDD_HV_PDI
B3	GPIO	mc_cgl clk_out	A0: siul_GPIO[22] A1: mc_cgl_clk_out A2: etimer2_ETC[5] A3: _	I: _ I: _ I: siul_EIRQ[18]	—	disabled	GP Slow/ Fast	VDD_HV_IO
B4	GPIO	can1 TXD	A0: siul_GPIO[14] A1: can1_TXD A2: _ A3: _	I: _ I: _ I: siul_EIRQ[13]	—	disabled	GP Slow/ Medium	VDD_HV_IO
B5	GPIO	nexus MDO[14] ¹	A0: siul_GPIO[219] A1: _ A2: npc_wrapper_MDO[14] A3: can3_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
B6	GPIO	dspi2 CS1	A0: siul_GPIO[9] A1: dsp2_CS1 A2: _ A3: _	I: flexpwm0_FAULT[0] I: lin3_RXD I: can2_RXD	—	disabled	GP Slow/ Medium	VDD_HV_IO
B7	GPIO	flexray CB_TR_EN	A0: siul_GPIO[52] A1: flexray_CB_TR_EN A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
B8	GPIO	flexray CA_TX	A0: siul_GPIO[48] A1: flexray_CA_TX A2: _ A3: _	I: ctu1_EXT_IN I: _ I: _	—	disabled	GP Slow/ Symmetric	VDD_HV_IO
B9	GPIO	fec RXD[3]	A0: siul_GPIO[214] A1: i2c1_data A2: _ A3: _	I: fec_RXD[3] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
B10	GPIO	fec RX_ER	A0: siul_GPIO[215] A1: _ A2: _ A3: dsp0_CS1	I: fec_RX_ER I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B11	GPIO	fec TXD[0]	A0: siul_GPIO[201] A1: fec_TXD[0] A2: etimer2_ETC[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B12	GPIO	fec RXD[0]	A0: siul_GPIO[211] A1: i2c1_clock A2: _ A3: _	I: fec_RXD[0] I: _ I: siul_EIRQ[27]	—	disabled	GP Slow/ Medium	VDD_HV_IO
B13	GPIO	fec TX_ER	A0: siul_GPIO[205] A1: fec_TX_ER A2: dsp2_CS3 A3: _	I: flexpwm1_FAULT[3] I: lin0_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
B15	GPIO	pdi DATA[6]	A0: siul_GPIO[137] A1: flexpwm2_B[0] A2: _ A3: etimer1_ETC[1]	I: pdi_DATA[6] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
B16	GPIO	pdi DATA[4]	A0: siul_GPIO[135] A1: flexpwm2_A[2] A2: _ A3: etimer1_ETC[4]	I: pdi_DATA[4] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
B17	GPIO	pdi DATA[0]	A0: siul_GPIO[131] A1: _ A2: lin3_TXD A3: _	I: pdi_DATA[0] I: _ I: flexpwm2_FAULT[2]	—	disabled	PDI Medium	VDD_HV_PDI
B18	GPIO	pdi LINE_V	A0: siul_GPIO[129] A1: _ A2: lin2_TXD A3: _	I: pdi_LINE_V I: _ I: flexpwm2_FAULT[0]	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
B19	GPIO	pdi DATA[9]	A0: siul_GPIO[140] A1: flexpwm2_X[2] A2: _ A3: _	I: pdi_DATA[9] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
B20	GPIO	pdi DATA[14]	A0: siul_GPIO[145] A1: pdi_SENS_SEL[1] A2: i2c2_clock A3: _	I: pdi_DATA[14] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
B21	GPIO	can0 TXD	A0: siul_GPIO[16] A1: can0_TXD A2: _ A3: sscm_DEBUG[0]	I: _ I: _ I: siul_EIRQ[15]	—	disabled	GP Slow/Medium	VDD_HV_IO
C2	GPIO	nexus MDO[15] ¹	A0: siul_GPIO[220] A1: _ A2: npc_wrapper_MDO[15] A3: _	I: can3_RXD I: can2_RXD I: _	—	disabled	GP Slow/Fast	VDD_HV_IO
C5	GPIO	flexray CB_RX	A0: siul_GPIO[50] A1: _ A2: ctu1_EXT_TGR A3: _	I: flexray_CB_RX I: _ I: _	—	disabled	GP Slow/Medium	VDD_HV_IO
C6	GPIO	etimer0 ETC[4]	A0: siul_GPIO[43] A1: etimer0_ETC[4] A2: _ A3: _	I: _ I: mc_rgm_ABS[0] I: _	—	pull down	GP Slow/Medium	VDD_HV_IO
C7	GPIO	etimer0 ETC[1]	A0: siul_GPIO[1] A1: etimer0_ETC[1] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[1]	—	disabled	GP Slow/Medium	VDD_HV_IO
C8	GPIO	etimer0 ETC[2]	A0: siul_GPIO[2] A1: etimer0_ETC[2] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[2]	—	disabled	GP Slow/Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
C9	GPIO	etimer0 ETC[3]	A0: siul_GPIO[3] A1: etimer0_ETC[3] A2: _ A3: _	I: _ I: mc_rgm_ABS[2] I: siul_EIRQ[3]	—	pull down	GP Slow/ Medium	VDD_HV_IO
C10	GPIO	fec TXD[2]	A0: siul_GPIO[203] A1: fec_TXD[2] A2: _ A3: _	I: flexpwm1_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C11	GPIO	fec TXD[1]	A0: siul_GPIO[202] A1: fec_TXD[1] A2: _ A3: dsp12_SCK	I: flexpwm1_FAULT[0] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C12	GPIO	fec CRS	A0: siul_GPIO[208] A1: flexray_DBG1 A2: etimer2_ETC[3] A3: dsp10_CS5	I: fec_CRIS I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C13	GPIO	fec RX_CLK	A0: siul_GPIO[209] A1: flexray_DBG2 A2: etimer2_ETC[2] A3: dsp10_CS6	I: fec_RX_CLK I: _ I: siul_EIRQ[25]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C14	GPIO	fec RXD[1]	A0: siul_GPIO[212] A1: dsp11_CS1 A2: etimer2_ETC[5] A3: _	I: fec_RXD[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C15	GPIO	fec COL	A0: siul_GPIO[206] A1: fec_COL A2: _ A3: lin1_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
C16	GPIO	pdi DATA[5]	A0: siul_GPIO[136] A1: flexpwm2_A[0] A2: _ A3: etimer1_ETC[0]	I: pdi_DATA[5] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
C17	GPIO	pdi DATA[2]	A0: siul_GPIO[133] A1: flexpwm2_A[1] A2: _ A3: etimer1_ETC[2]	I: pdi_DATA[2] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C18	GPIO	pdi DATA[8]	A0: siul_GPIO[139] A1: flexpwm2_A[3] A2: _ A3: _	I: pdi_DATA[8] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
C19	GPIO	pdi DATA[12]	A0: siul_GPIO[143] A1: _ A2: _ A3: _	I: pdi_DATA[12] I: lin3_RXD I: flexpwm2_FAULT[3]	—	disabled	PDI Medium	VDD_HV_PDI
C20	GPIO	can0 RXD	A0: siul_GPIO[17] A1: _ A2: _ A3: sscm_DEBUG[1]	I: can0_RXD I: can1_RXD I: siul_EIRQ[16]	—	disabled	GP Slow/ Medium	VDD_HV_IO
C22	GPIO	siul GPIO[197]	A0: siul_GPIO[197] A1: flexpwm0_X[3] A2: ebi_D31 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
C23	GPIO	dramc CAS	A0: siul_GPIO[152] A1: dramc_CAS A2: ebi_WE_BE_1 A3: flexpwm0_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
D1	GPIO	nexus MDO[1] ¹	A0: siul_GPIO[86] A1: _ A2: npc_wrapper_MDO[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
D2	GPIO	nexus MDO[3] ¹	A0: siul_GPIO[84] A1: _ A2: npc_wrapper_MDO[3] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
D3	GPIO	can1 RXD	A0: siul_GPIO[15] A1: _ A2: _ A3: _	I: can1_RXD I: can0_RXD I: siul_EIRQ[14]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D4	GPIO	dspi0 SOUT	A0: siul_GPIO[38] A1: dspio_SOUT A2: _ A3: sscm_DEBUG[6]	I: _ I: _ I: siul_EIRQ[24]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D6	GPIO	etimer0 ETC[5]	A0: siul_GPIO[44] A1: etimer0_ETC[5] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D7	GPIO	etimer0 ETC[0]	A0: siul_GPIO[0] A1: etimer0_ETC[0] A2: _ A3: _	I: dsp2_SIN I: _ I: siul_EIRQ[0]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D14	GPIO	fec RXD[2]	A0: siul_GPIO[213] A1: _ A2: _ A3: dsp2_SOUT	I: fec_RXD[2] I: _ I: siul_EIRQ[21]	—	disabled	GP Slow/ Medium	VDD_HV_IO
D15	GPIO	fec MDC	A0: siul_GPIO[199] A1: fec_MDC A2: _ A3: _	I: _ I: lin1_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
D18	GPIO	pdi DATA[11]	A0: siul_GPIO[142] A1: flexpwm2_X[0] A2: _ A3: _	I: pdi_DATA[11] I: _ I: _	—	disabled	PDI Medium	VDD_HV_PDI
D19	GPIO	pdi FRAME_V	A0: siul_GPIO[130] A1: _ A2: _ A3: _	I: pdi_FRAME_V I: lin2_RXD I: flexpwm2_FAULT[1]	—	disabled	PDI Medium	VDD_HV_PDI

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
D21	GPIO	dramc BA[1]	A0: siul_GPIO[155] A1: dramc_BA[1] A2: ebi_BDIP A3: flexpwm1_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
D22	GPIO	siul GPIO[195]	A0: siul_GPIO[195] A1: flexpwm0_X[1] A2: ebi_D29 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
D23	GPIO	dramc BA[0]	A0: siul_GPIO[154] A1: dramc_BA[0] A2: ebi_WE_BE_3 A3: flexpwm0_B[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
E2	GPIO	nexus MDO[2] ¹	A0: siul_GPIO[85] A1: _ A2: npc_wrapper_MDO[2] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
E3	GPIO	flexray CA_RX	A0: siul_GPIO[49] A1: _ A2: ctu0_EXT_TGR A3: _	I: flexray_CA_RX I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
E20	GPIO	mc_cgl clk_out	A0: siul_GPIO[233] A1: mc_cgl_clk_out A2: etimer2_ETC[5] A3: _	I: _ I: _ I: _	—	disabled	PDI Fast	VDD_HV_PDI
E21	GPIO	siul GPIO[149]	A0: siul_GPIO[149] A1: _ A2: ebi_RD_WR A3: flexpwm0_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
E22	GPIO	dramc CS0	A0: siul_GPIO[150] A1: dramc_CS0 A2: ebi_TS A3: flexpwm0_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
E23	GPIO	dramc BA[2]	A0: siul_GPIO[156] A1: dramc_BA[2] A2: ebi_CS0 A3: flexpwm1_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F1	GPIO	nexus MDO[10] ¹	A0: siul_GPIO[109] A1: _ A2: npc_wrapper_MDO[10] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F2	GPIO	nexus MDO[11] ¹	A0: siul_GPIO[108] A1: _ A2: npc_wrapper_MDO[11] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F3	GPIO	nexus MDO[6] ¹	A0: siul_GPIO[113] A1: _ A2: npc_wrapper_MDO[6] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F4	GPIO	nexus MDO[4] ¹	A0: siul_GPIO[115] A1: _ A2: npc_wrapper_MDO[4] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
F20	GPIO	dramc RAS	A0: siul_GPIO[151] A1: dramc_RAS A2: ebi_WE_BE_0 A3: flexpwm0_A[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F21	GPIO	siul GPIO[194]	A0: siul_GPIO[194] A1: flexpwm0_X[0] A2: ebi_D28 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
F22	GPIO	siul GPIO[148]	A0: siul_GPIO[148] A1: _ A2: ebi_CLKOUT A3: flexpwm0_B[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
F23	GPIO	dramc D[5]	A0: siul_GPIO[179] A1: dramc_D[5] A2: ebi_D13 A3: ebi_ADD29	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
G1	GPIO	nexus MCKO	A0: siul_GPIO[87] A1: _ A2: npc_wrapper_MCKO A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
G3	GPIO	nexus MDO[8] ¹	A0: siul_GPIO[111] A1: _ A2: npc_wrapper_MDO[8] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
G4	GPIO	nexus MSEO_B[1] ¹	A0: siul_GPIO[88] A1: _ A2: npc_wrapper_MSEO_B[1] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
G20	GPIO	siul GPIO[196]	A0: siul_GPIO[196] A1: flexpwm0_X[2] A2: ebi_D30 A3: _	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
G21	GPIO	dramc DQS[0]	A0: siul_GPIO[190] A1: dramc_DQS[0] A2: ebi_D24 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
G22	GPIO	dramc DM[0]	A0: siul_GPIO[192] A1: dramc_DM[0] A2: ebi_D26 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
G23	GPIO	dramc D[7]	A0: siul_GPIO[181] A1: dramc_D[7] A2: ebi_D15 A3: ebi_ADD31	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
H1	GPIO	nexus EVTO_B	A0: siul_GPIO[90] A1: _ A2: npc_wrapper_EVTO_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
H3	GPIO	nexus MSEO_B[0] ¹	A0: siul_GPIO[89] A1: _ A2: npc_wrapper_MSEO_B[0] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
H4	GPIO	nexus EVTI_B	A0: siul_GPIO[91] A1: _ A2: leo_sor_proxy_EVTI_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
H20	GPIO	dramc D[2]	A0: siul_GPIO[176] A1: dramc_D[2] A2: ebi_D10 A3: ebi_ADD26	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J1	GPIO	nexus RDY_B	A0: siul_GPIO[216] A1: _ A2: nexus_RDY_B A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J2	GPIO	nexus MDO[13] ¹	A0: siul_GPIO[218] A1: _ A2: npc_wrapper_MDO[13] A3: _	I: can2_RXD I: can3_RXD I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J3	GPIO	nexus MDO[12] ¹	A0: siul_GPIO[217] A1: _ A2: npc_wrapper_MDO[12] A3: can2_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
J4	GPIO	dspl1 SIN	A0: siul_GPIO[8] A1: _ A2: _ A3: _	I: dspl1_SIN I: _ I: siul_EIRQ[8]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
J20	GPIO	dramc D[0]	A0: siul_GPIO[174] A1: dramc_D[0] A2: ebi_D8 A3: ebi_ADD24	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J21	GPIO	dramc D[1]	A0: siul_GPIO[175] A1: dramc_D[1] A2: ebi_D9 A3: ebi_ADD25	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J22	GPIO	dramc D[3]	A0: siul_GPIO[177] A1: dramc_D[3] A2: ebi_D11 A3: ebi_ADD27	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
J23	GPIO	dramc D[6]	A0: siul_GPIO[180] A1: dramc_D[6] A2: ebi_D14 A3: ebi_ADD30	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K1	GPIO	dspl0 SCK	A0: siul_GPIO[37] A1: dspl0_SCK A2: _ A3: sscm_DEBUG[5]	I: flexpwm0_FAULT[3] I: _ I: siul_EIRQ[23]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K2	GPIO	dspl1 CS0	A0: siul_GPIO[5] A1: dspl1_CS0 A2: _ A3: dspl0_CS7	I: _ I: _ I: siul_EIRQ[5]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K3	GPIO	dspl1 SCK	A0: siul_GPIO[6] A1: dspl1_SCK A2: _ A3: _	I: _ I: _ I: siul_EIRQ[6]	—	disabled	GP Slow/ Medium	VDD_HV_IO
K4	GPIO	dspl1 SOUT	A0: siul_GPIO[7] A1: dspl1_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[7]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
K21	GPIO	dramc D[4]	A0: siul_GPIO[178] A1: dramc_D[4] A2: ebi_D12 A3: ebi_ADD28	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K22	GPIO	dramc D[8]	A0: siul_GPIO[182] A1: dramc_D[8] A2: ebi_D16 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
K23	GPIO	dramc D[9]	A0: siul_GPIO[183] A1: dramc_D[9] A2: ebi_D17 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
L1	GPIO	dspl0 CS0	A0: siul_GPIO[36] A1: dspl0_CS0 A2: _ A3: sscm_DEBUG[4]	I: _ I: _ I: siul_EIRQ[22]	—	disabled	GP Slow/ Medium	VDD_HV_IO
L2	GPIO	dspl2 CS2	A0: siul_GPIO[42] A1: dspl2_CS2 A2: lin3_TXD A3: can2_TXD	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
L3	GPIO	dspl2 CS0	A0: siul_GPIO[10] A1: dspl2_CS0 A2: _ A3: can3_TXD	I: _ I: _ I: siul_EIRQ[9]	—	disabled	GP Slow/ Medium	VDD_HV_IO
M1	GPIO	flexpwm0 X[0]	A0: siul_GPIO[57] A1: flexpwm0_X[0] A2: lin2_TXD A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
M3	GPIO	dspl0 SIN	A0: siul_GPIO[39] A1: _ A2: _ A3: sscm_DEBUG[7]	I: dspl0_SIN I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
M20	GPIO	dramc ODT	A0: siul_GPIO[157] A1: dramc_ODT A2: ebi_CS1 A3: flexpwm1_A[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
M21	GPIO	dramc WEB	A0: siul_GPIO[153] A1: dramc_WEB A2: ebi_WE_BE_2 A3: flexpwm0_A[3]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
M22	GPIO	dramc D[11]	A0: siul_GPIO[185] A1: dramc_D[11] A2: ebi_D19 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
M23	GPIO	dramc D[10]	A0: siul_GPIO[184] A1: dramc_D[10] A2: ebi_D18 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
N1	GPIO	flexpwm0 A[0]	A0: siul_GPIO[58] A1: flexpwm0_A[0] A2: _ A3: _	I: _ I: etimer0_ETC[0] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
N3	GPIO	flexpwm0 X[1]	A0: siul_GPIO[60] A1: flexpwm0_X[1] A2: _ A3: _	I: lin2_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
N4	GPIO	flexpwm0 B[2]	A0: siul_GPIO[100] A1: flexpwm0_B[2] A2: _ A3: _	I: _ I: etimer0_ETC[5] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
N20	GPIO	dramc DQS[1]	A0: siul_GPIO[191] A1: dramc_DQS[1] A2: ebi_D25 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
N21	GPIO	dramc DM[1]	A0: siul_GPIO[193] A1: dramc_DM[1] A2: ebi_D27 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
N22	GPIO	dramc D[13]	A0: siul_GPIO[187] A1: dramc_D[13] A2: ebi_D21 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
N23	GPIO	dramc D[12]	A0: siul_GPIO[186] A1: dramc_D[12] A2: ebi_D20 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
P1	GPIO	flexpwm0 B[0]	A0: siul_GPIO[59] A1: flexpwm0_B[0] A2: _ A3: _	I: _ I: etimer0_ETC[1] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P2	GPIO	flexpwm0 B[1]	A0: siul_GPIO[62] A1: flexpwm0_B[1] A2: _ A3: _	I: _ I: etimer0_ETC[3] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P3	GPIO	flexpwm0 A[2]	A0: siul_GPIO[99] A1: flexpwm0_A[2] A2: _ A3: _	I: _ I: etimer0_ETC[4] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P4	GPIO	flexpwm0 A[3]	A0: siul_GPIO[102] A1: flexpwm0_A[3] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
P20	GPIO	dramc D[14]	A0: siul_GPIO[188] A1: dramc_D[14] A2: ebi_D22 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
P21	GPIO	dramc D[15]	A0: siul_GPIO[189] A1: dramc_D[15] A2: ebi_D23 A3: _	I: _ I: _ I: _	—	disabled	DRAM DQ	VDD_HV_DRAM
R1	GPIO	flexpwm0 X[2]	A0: siul_GPIO[98] A1: flexpwm0_X[2] A2: lin3_TXD A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
R2	GPIO	flexpwm0 X[3]	A0: siul_GPIO[101] A1: flexpwm0_X[3] A2: _ A3: _	I: lin3_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
R3	GPIO	flexpwm0 A[1]	A0: siul_GPIO[80] A1: flexpwm0_A[1] A2: _ A3: _	I: _ I: etimer0_ETC[2] I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
R21	GPIO	dramc ADD[3]	A0: siul_GPIO[161] A1: dramc_ADD[3] A2: ebi_ADD11 A3: ebi_TEA	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
R22	GPIO	dramc CKE	A0: siul_GPIO[147] A1: dramc_CKE A2: ebi_OE A3: flexpwm0_A[0]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
T1	GPIO	flexpwm0 B[3]	A0: siul_GPIO[103] A1: flexpwm0_B[3] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
T2	GPIO	flexpwm1 A[0]	A0: siul_GPIO[117] A1: flexpwm1_A[0] A2: _ A3: can2_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
T3	GPIO	flexpwm1_A[1]	A0: siul_GPIO[120] A1: flexpwm1_A[1] A2: _ A3: can3_TXD	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
T20	GPIO	dramc_ADD[8]	A0: siul_GPIO[166] A1: dramc_ADD[8] A2: ebi_D0 A3: ebi_ADD16	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
T21	GPIO	dramc_ADD[9]	A0: siul_GPIO[167] A1: dramc_ADD[9] A2: ebi_D1 A3: ebi_ADD17	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
T22	GPIO	dramc_ADD[1]	A0: siul_GPIO[159] A1: dramc_ADD[1] A2: ebi_ADD9 A3: ebi_CS3	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
U1	GPIO	flexpwm1_B[0]	A0: siul_GPIO[118] A1: flexpwm1_B[0] A2: _ A3: _	I: can2_RXD I: can3_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
U2	GPIO	flexpwm1_B[1]	A0: siul_GPIO[121] A1: flexpwm1_B[1] A2: _ A3: _	I: can3_RXD I: can2_RXD I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
U3	GPIO	flexpwm1_A[2]	A0: siul_GPIO[123] A1: flexpwm1_A[2] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
U4	GPIO	dspi2_SCK	A0: siul_GPIO[11] A1: dsp2_SCK A2: _ A3: _	I: can3_RXD I: _ I: siul_EIRQ[10]	—	disabled	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
U20	GPIO	dramc ADD[6]	A0: siul_GPIO[164] A1: dramc_ADD[6] A2: ebi_ADD14 A3: flexpwm1_A[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
U21	GPIO	dramc ADD[12]	A0: siul_GPIO[170] A1: dramc_ADD[12] A2: ebi_D4 A3: ebi_ADD20	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
U23	GPIO	dramc ADD[0]	A0: siul_GPIO[158] A1: dramc_ADD[0] A2: ebi_ADD8 A3: ebi_CS2	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
V3	GPIO	flexpwm1 B[2]	A0: siul_GPIO[124] A1: flexpwm1_B[2] A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/Medium	VDD_HV_IO
V4	GPIO	dspi1 CS2	A0: siul_GPIO[56] A1: dsp1_CS2 A2: _ A3: dsp0_CS5	I: flexpwm0_FAULT[3] I: lin2_RXD I: _	—	disabled	GP Slow/Medium	VDD_HV_IO
V20	GPIO	lin0 TXD	A0: siul_GPIO[18] A1: lin0_TXD A2: i2c0_clock A3: sscm_DEBUG[2]	I: _ I: _ I: siul_EIRQ[17]	—	disabled	GP Slow/Medium	VDD_HV_IO
V21	GPIO	dramc ADD[13]	A0: siul_GPIO[171] A1: dramc_ADD[13] A2: ebi_D5 A3: ebi_ADD21	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
V23	GPIO	dramc ADD[2]	A0: siul_GPIO[160] A1: dramc_ADD[2] A2: ebi_ADD10 A3: ebi_TA	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
W3	GPIO	dspi0 CS3	A0: siul_GPIO[53] A1: dspi0_CS3 A2: i2c2_clock A3: _	I: flexpwm0_FAULT[2] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
W20	GPIO	lin0 RXD	A0: siul_GPIO[19] A1: _ A2: i2c0_data A3: sscm_DEBUG[3]	I: lin0_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
W21	GPIO	dramc ADD[14]	A0: siul_GPIO[172] A1: dramc_ADD[14] A2: ebi_D6 A3: ebi_ADD22	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
W22	GPIO	dramc ADD[7]	A0: siul_GPIO[165] A1: dramc_ADD[7] A2: ebi_ADD15 A3: flexpwm1_B[2]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
W23	GPIO	dramc ADD[4]	A0: siul_GPIO[162] A1: dramc_ADD[4] A2: ebi_ADD12 A3: ebi_ALE	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
Y3	GPIO	dspi0 CS2	A0: siul_GPIO[54] A1: dspi0_CS2 A2: i2c2_data A3: _	I: flexpwm0_FAULT[1] I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y5	GPIO	flexpwm1 X[0]	A0: siul_GPIO[116] A1: flexpwm1_X[0] A2: etimer2_ETC[0] A3: dspi0_CS1	I: ctu0_EXT_IN I: ctu1_EXT_IN I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y6	ANA	adc3 AN[0]	—	siul_GPI[229]	AN: adc3_AN[0]	—	Analog	VDD_HV_ADR23

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
Y7	ANA	adc2_adc3 AN[11]	—	siul_GPI[225]	AN: adc2_adc3_AN[11]	—	Analog Shared	VDD_HV_ADR23
Y8	ANA	adc2_adc3 AN[14]	—	siul_GPI[228]	AN: adc2_adc3_AN[14]	—	Analog Shared	VDD_HV_ADR23
Y9	GPIO	etimer1 ETC[1]	A0: siul_GPIO[45] A1: etimer1_ETC[1] A2: _ A3: _	I: ctu0_EXT_IN I: flexpwm0_EXT_SYNC I: ctu1_EXT_IN	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y10	GPIO	etimer1 ETC[2]	A0: siul_GPIO[46] A1: etimer1_ETC[2] A2: ctu0_EXT_TGR A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y11	GPIO	etimer1 ETC[3]	A0: siul_GPIO[92] A1: etimer1_ETC[3] A2: _ A3: _	I: ctu1_EXT_IN I: mc_rgm_FAB I: siul_EIRQ[30]	—	pull down	GP Slow/ Medium	VDD_HV_IO
Y14	ANA	adc0_adc1 AN[11]	—	siul_GPI[25]	AN: adc0_adc1_AN[11]	—	Analog Shared	VDD_HV_ADR0
Y15	GPIO	etimer1 ETC[5]	A0: siul_GPIO[78] A1: etimer1_ETC[5] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[26]	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y16	GPIO	etimer1 ETC[4]	A0: siul_GPIO[93] A1: etimer1_ETC[4] A2: ctu1_EXT_TGR A3: _	I: _ I: _ I: siul_EIRQ[31]	—	disabled	GP Slow/ Medium	VDD_HV_IO
Y17	ANA	adc1 AN[8]	—	siul_GPI[74]	AN: adc1_AN[8]	—	Analog	VDD_HV_ADR1

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
Y18	ANA	adc1 AN[6]	—	siul_GPI[76]	AN: adc1_AN[6]	—	Analog	VDD_HV_ADR1
Y21	GPIO	dramc ADD[15]	A0: siul_GPIO[173] A1: dramc_ADD[15] A2: ebi_D7 A3: ebi_ADD23	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
Y22	GPIO	dramc ADD[11]	A0: siul_GPIO[169] A1: dramc_ADD[11] A2: ebi_D3 A3: ebi_ADD19	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
Y23	GPIO	dramc ADD[5]	A0: siul_GPIO[163] A1: dramc_ADD[5] A2: ebi_ADD13 A3: flexpwm1_B[1]	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
AA4	GPIO	dspi1 CS3	A0: siul_GPIO[55] A1: dspi1_CS3 A2: lin2_TXD A3: dspi0_CS4	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA5	GPIO	flexpwm1 X[1]	A0: siul_GPIO[119] A1: flexpwm1_X[1] A2: etimer2_ETC[1] A3: dspi0_CS4	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA6	ANA	adc3 AN[1]	—	siul_GPI[230]	AN: adc3_AN[1]	—	Analog	VDD_HV_ADR23
AA7	ANA	adc2_adc3 AN[12]	—	siul_GPI[226]	AN: adc2_adc3_AN[12]	—	Analog Shared	VDD_HV_ADR23
AA8	ANA	adc2 AN[0]	—	siul_GPI[221]	AN: adc2_AN[0]	—	Analog	VDD_HV_ADR23

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
AA11	ANA	adc0 AN[2]	—	siul_GPI[33]	AN: adc0_AN[2]	—	Analog	VDD_HV_ADR0
AA12	ANA	adc0 AN[5]	—	siul_GPI[66]	AN: adc0_AN[5]	—	Analog	VDD_HV_ADR0
AA13	ANA	adc0 AN[8]	—	siul_GPI[69]	AN: adc0_AN[8]	—	Analog	VDD_HV_ADR0
AA14	ANA	adc0_adc1 AN[12]	—	siul_GPI[26]	AN: adc0_adc1_AN[12]	—	Analog Shared	VDD_HV_ADR0
AA15	ANA	adc1 AN[0]	—	siul_GPI[29] lin1_RXD	AN: adc1_AN[0]	—	Analog	VDD_HV_ADR1
AA16	ANA	adc1 AN[2]	—	siul_GPI[31] siul_EIRQ[20]	AN: adc1_AN[2]	—	Analog	VDD_HV_ADR1
AA17	ANA	adc1 AN[5]	—	siul_GPI[64]	AN: adc1_AN[5]	—	Analog	VDD_HV_ADR1
AA18	ANA	adc1 AN[7]	—	siul_GPI[73]	AN: adc1_AN[7]	—	Analog	VDD_HV_ADR1
AA19	GPIO	TDI	A0: siul_GPIO[21] A1: _ A2: _ A3: _	I: jtagc_TDI I: _ I: _	—	pull up	GP Slow/ Medium	VDD_HV_IO

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
AA20	GPIO	etimer1 ETC[0]	A0: siul_GPIO[4] A1: etimer1_ETC[0] A2: _ A3: _	I: _ I: _ I: siul_EIRQ[4]	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA22	GPIO	lin1 TXD	A0: siul_GPIO[94] A1: lin1_TXD A2: i2c1_clock A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AA23	GPIO	dramc ADD[10]	A0: siul_GPIO[168] A1: dramc_ADD[10] A2: ebi_D2 A3: ebi_ADD18	I: _ I: _ I: _	—	disabled	DRAM ACC	VDD_HV_DRAM
AB3	GPIO	dspi2 SOUT	A0: siul_GPIO[12] A1: dspi2_SOUT A2: _ A3: _	I: _ I: _ I: siul_EIRQ[11]	—	disabled	GP Slow/ Medium	VDD_HV_IO
AB4	GPIO	flexpwm1 X[2]	A0: siul_GPIO[122] A1: flexpwm1_X[2] A2: etimer2_ETC[2] A3: dspi0_CS5	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AB5	GPIO	flexpwm1 X[3]	A0: siul_GPIO[125] A1: flexpwm1_X[3] A2: etimer2_ETC[3] A3: dspi0_CS6	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AB6	ANA	adc3 AN[2]	—	siul_GPI[231]	AN: adc3_AN[2]	—	Analog	VDD_HV_ADR23
AB7	ANA	adc2_adc3 AN[13]	—	siul_GPI[227]	AN: adc2_adc3_AN[13]	—	Analog Shared	VDD_HV_ADR23

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
AB8	ANA	adc2 AN[1]	—	siul_GPI[222]	AN: adc2_AN[1]	—	Analog	VDD_HV_ADR23
AB9	ANA	adc2 AN[2]	—	siul_GPI[223]	AN: adc2_AN[2]	—	Analog	VDD_HV_ADR23
AB10	ANA	adc0 AN[0]	—	siul_GPI[23] lin0_RXD	AN: adc0_AN[0]	—	Analog	VDD_HV_ADR0
AB11	ANA	adc0 AN[4]	—	siul_GPI[70]	AN: adc0_AN[4]	—	Analog	VDD_HV_ADR0
AB12	ANA	adc0 AN[6]	—	siul_GPI[71]	AN: adc0_AN[6]	—	Analog	VDD_HV_ADR0
AB13	ANA	adc0 AN[7]	—	siul_GPI[68]	AN: adc0_AN[7]	—	Analog	VDD_HV_ADR0
AB14	ANA	adc0_adc1 AN[13]	—	siul_GPI[27]	AN: adc0_adc1_AN[13]	—	Analog Shared	VDD_HV_ADR0
AB15	ANA	adc1 AN[1]	—	siul_GPI[30] etimer0_ETC[4] siul_EIRQ[19]	AN: adc1_AN[1]	—	Analog	VDD_HV_ADR1
AB16	ANA	adc1 AN[3]	—	siul_GPI[32]	AN: adc1_AN[3]	—	Analog	VDD_HV_ADR1
AB17	ANA	adc1 AN[4]	—	siul_GPI[75]	AN: adc1_AN[4]	—	Analog	VDD_HV_ADR1

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
AB18	GPIO	TDO	A0: siul_GPIO[20] A1: jtagc_TDO A2: _ A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Fast	VDD_HV_IO
AB21	GPIO	lin1 RXD	A0: siul_GPIO[95] A1: _ A2: i2c1_data A3: _	I: lin1_RXD I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AC3	GPIO	dspi2 SIN	A0: siul_GPIO[13] A1: _ A2: _ A3: _	I: dspi2_SIN I: flexpwm0_FAULT[0] I: siul_EIRQ[12]	—	disabled	GP Slow/ Medium	VDD_HV_IO
AC4	GPIO	flexpwm1 A[3]	A0: siul_GPIO[126] A1: flexpwm1_A[3] A2: etimer2_ETC[4] A3: dspi0_CS7	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AC5	GPIO	flexpwm1 B[3]	A0: siul_GPIO[127] A1: flexpwm1_B[3] A2: etimer2_ETC[5] A3: _	I: _ I: _ I: _	—	disabled	GP Slow/ Medium	VDD_HV_IO
AC6	ANA	adc3 AN[3]	—	siul_GPI[232]	AN: adc3_AN[3]	—	GP Slow/ Medium	VDD_HV_ADR23
AC9	ANA	adc2 AN[3]	—	siul_GPI[224]	AN: adc2_AN[3]	—	Analog	VDD_HV_ADR23
AC10	ANA	adc0 AN[1]	—	siul_GPI[24] etimer0_ETC[5]	AN: adc0_AN[1]	—	Analog	VDD_HV_ADR0
AC11	ANA	adc0 AN[3]	—	siul_GPI[34]	AN: adc0_AN[3]	—	Analog	VDD_HV_ADR0

Table 3-2. 473 MAPBGA pin multiplexing (continued)

Ball Number	Ball Type	Ball Name	Alternate I/O	Additional Inputs	Analog Inputs	Weak pull during reset	Pad Type	Power Domain
AC14	ANA	adc0_adc1 AN[14]	—	siul_GPI[28]	AN: adc0_adc1_AN[14]	—	Analog Shared	VDD_HV_ADR0
END OF 473 MAPBGA PIN MULTIPLEXING TABLE								

NOTES:

¹ Do not connect pin directly to a power supply or ground.

3.2.2 Power supply and reference voltage pins

Table 3-3 and Table 3-5 show the supply pins for the PXS30 microcontrollers in the 257 MAPBGA and 473 MAPBGA packages, respectively.

Table 3-4 and Table 3-6 list the pin positions that are not populated on the PXS30 microcontrollers for the 257 MAPBGA and 473 MAPBGA packages, respectively.

Table 3-3. 257 MAPBGA supply pins

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
V_{DD}					
A3	VDD_HV_IO	VDD_HV	F9	VDD_LV_COR	VDD_LV
A9	VDD_HV_IO	VDD_HV	F10	VDD_LV_COR	VDD_LV
B16	VDD_HV_IO	VDD_HV	F11	VDD_LV_COR	VDD_LV
C1	VDD_HV_IO	VDD_HV	F12	VDD_LV_COR	VDD_LV
G2	VDD_HV_IO	VDD_HV	G6	VDD_LV_COR	VDD_LV
M2	VDD_HV_IO	VDD_HV	G12	VDD_LV_COR	VDD_LV
P10	VDD_HV_IO	VDD_HV	H6	VDD_LV_COR	VDD_LV
P14	VDD_HV_IO	VDD_HV	H12	VDD_LV_COR	VDD_LV
T2	VDD_HV_IO	VDD_HV	J6	VDD_LV_COR	VDD_LV
T16	VDD_HV_IO	VDD_HV	J12	VDD_LV_COR	VDD_LV
L14	VDD_HV_DRAM_VREF	VDD_HV	K6	VDD_LV_COR	VDD_LV
D8	VDD_HV_FLTA	VDD_HV	K12	VDD_LV_COR	VDD_LV
M1	VDD_HV_OSC	VDD_HV	L6	VDD_LV_COR	VDD_LV
D14	VDD_HV_PDI	VDD_HV	L12	VDD_LV_COR	VDD_LV
H16	VDD_HV_PDI	VDD_HV	M6	VDD_LV_COR	VDD_LV
U14	VDD_HV_PMU	VDD_HV	M7	VDD_LV_COR	VDD_LV
R7	VDD_HV_ADR_13	VDD_HV_A	M8	VDD_LV_COR	VDD_LV
R9	VDD_HV_ADR_02	VDD_HV_A	M9	VDD_LV_COR	VDD_LV
U9	VDD_HV_ADV	VDD_HV_A	M10	VDD_LV_COR	VDD_LV
F6	VDD_LV_COR	VDD_LV	M11	VDD_LV_COR	VDD_LV
F7	VDD_LV_COR	VDD_LV	M12	VDD_LV_COR	VDD_LV
F8	VDD_LV_COR	VDD_LV	P4	VDD_LV_PLL	VDD_LV
V_{SS}					
A1	VSS_HV_IO	VSS_HV	G7	VSS_LV_COR	VSS_LV
A2	VSS_HV_IO	VSS_HV	G8	VSS_LV_COR	VSS_LV
A16	VSS_HV_IO	VSS_HV	G9	VSS_LV_COR	VSS_LV
A17	VSS_HV_IO	VSS_HV	G10	VSS_LV_COR	VSS_LV

Table 3-3. 257 MAPBGA supply pins (continued)

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
B1	VSS_HV_IO	VSS_HV	G11	VSS_LV_COR	VSS_LV
B2	VSS_HV_IO	VSS_HV	H7	VSS_LV_COR	VSS_LV
B9	VSS_HV_IO	VSS_HV	H8	VSS_LV_COR	VSS_LV
B17	VSS_HV_IO	VSS_HV	H9	VSS_LV_COR	VSS_LV
C3	VSS_HV_IO	VSS_HV	H10	VSS_LV_COR	VSS_LV
D15	VSS_HV_IO	VSS_HV	H11	VSS_LV_COR	VSS_LV
H2	VSS_HV_IO	VSS_HV	J7	VSS_LV_COR	VSS_LV
N2	VSS_HV_IO	VSS_HV	J8	VSS_LV_COR	VSS_LV
P9	VSS_HV_IO	VSS_HV	J9	VSS_LV_COR	VSS_LV
R3	VSS_HV_IO	VSS_HV	J10	VSS_LV_COR	VSS_LV
R15	VSS_HV_IO	VSS_HV	J11	VSS_LV_COR	VSS_LV
T1	VSS_HV_IO	VSS_HV	K7	VSS_LV_COR	VSS_LV
T17	VSS_HV_IO	VSS_HV	K8	VSS_LV_COR	VSS_LV
U1	VSS_HV_IO	VSS_HV	K9	VSS_LV_COR	VSS_LV
U2	VSS_HV_IO	VSS_HV	K10	VSS_LV_COR	VSS_LV
U16	VSS_HV_IO	VSS_HV	K11	VSS_LV_COR	VSS_LV
U17	VSS_HV_IO	VSS_HV	L7	VSS_LV_COR	VSS_LV
D9	VSS_HV_FL A	VSS_HV	L8	VSS_LV_COR	VSS_LV
P1	VSS_HV_OSC	VSS_HV	L9	VSS_LV_COR	VSS_LV
C15	VSS_HV_PDI	VSS_HV	L10	VSS_LV_COR	VSS_LV
J16	VSS_HV_PDI	VSS_HV	L11	VSS_LV_COR	VSS_LV
T9	VSS_HV_ADR_02	VSS_HV_A	N4	VSS_LV_PLL	VSS_LV
T7	VSS_HV_ADR_13	VSS_HV_A	U15	VSS_HV_PMU	VSS_LV
U10	VSS_HV_ADV	VSS_HV_A			

Table 3-4. 257 MAPBGA Balls not populated on package

E5	E6	E7	E8	E9	E10	E11	E12
E13	F5	F13	G5	G13	H5	H13	J5
J13	K5	K13	L5	L13	M5	M13	N5
N6	N7	N8	N9	N10	N11	N12	N13

Table 3-5. 473 MAPBGA supply pins

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
V_{DD}					
A3	VDD_HV_IO	VDD_HV	F15	VDD_LV_COR	VDD_LV
A14	VDD_HV_IO	VDD_HV	F16	VDD_LV_COR	VDD_LV
B22	VDD_HV_IO	VDD_HV	F17	VDD_LV_COR	VDD_LV
C1	VDD_HV_IO	VDD_HV	F18	VDD_LV_COR	VDD_LV
D8	VDD_HV_IO	VDD_HV	G6	VDD_LV_COR	VDD_LV
G2	VDD_HV_IO	VDD_HV	G18	VDD_LV_COR	VDD_LV
L20	VDD_HV_IO	VDD_HV	H6	VDD_LV_COR	VDD_LV
M2	VDD_HV_IO	VDD_HV	H18	VDD_LV_COR	VDD_LV
M4	VDD_HV_IO	VDD_HV	J6	VDD_LV_COR	VDD_LV
T4	VDD_HV_IO	VDD_HV	J18	VDD_LV_COR	VDD_LV
V2	VDD_HV_IO	VDD_HV	K6	VDD_LV_COR	VDD_LV
Y13	VDD_HV_IO	VDD_HV	K18	VDD_LV_COR	VDD_LV
Y20	VDD_HV_IO	VDD_HV	L6	VDD_LV_COR	VDD_LV
AB2	VDD_HV_IO	VDD_HV	L18	VDD_LV_COR	VDD_LV
AB22	VDD_HV_IO	VDD_HV	M6	VDD_LV_COR	VDD_LV
AC12	VDD_HV_ADR_0	VDD_HV_A	M18	VDD_LV_COR	VDD_LV
AC15	VDD_HV_ADR_1	VDD_HV_A	N6	VDD_LV_COR	VDD_LV
AC7	VDD_HV_ADR_23	VDD_HV_A	N18	VDD_LV_COR	VDD_LV
AA9	VDD_HV_ADV	VDD_HV_A	P6	VDD_LV_COR	VDD_LV
H22	VDD_HV_DRAM	VDD_HV	P18	VDD_LV_COR	VDD_LV
L23	VDD_HV_DRAM	VDD_HV	R6	VDD_LV_COR	VDD_LV
P23	VDD_HV_DRAM	VDD_HV	R18	VDD_LV_COR	VDD_LV
U22	VDD_HV_DRAM	VDD_HV	T6	VDD_LV_COR	VDD_LV
R20	VDD_HV_DRAM_VREF	VDD_HV	T18	VDD_LV_COR	VDD_LV
H21	VDD_HV_DRAM_VTT	VDD_HV	U6	VDD_LV_COR	VDD_LV
L21	VDD_HV_DRAM_VTT	VDD_HV	U18	VDD_LV_COR	VDD_LV
D13	VDD_HV_FLTA	VDD_HV	V6	VDD_LV_COR	VDD_LV
V1	VDD_HV_OSC	VDD_HV	V7	VDD_LV_COR	VDD_LV
D16	VDD_HV_PDI	VDD_HV	V8	VDD_LV_COR	VDD_LV
D20	VDD_HV_PDI	VDD_HV	V9	VDD_LV_COR	VDD_LV
AC17	VDD_HV_PMU	VDD_HV	V10	VDD_LV_COR	VDD_LV
F6	VDD_LV_COR	VDD_LV	V11	VDD_LV_COR	VDD_LV
F7	VDD_LV_COR	VDD_LV	V12	VDD_LV_COR	VDD_LV

Table 3-5. 473 MAPBGA supply pins (continued)

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
F8	VDD_LV_COR	VDD_LV	V13	VDD_LV_COR	VDD_LV
F9	VDD_LV_COR	VDD_LV	V14	VDD_LV_COR	VDD_LV
F10	VDD_LV_COR	VDD_LV	V15	VDD_LV_COR	VDD_LV
F11	VDD_LV_COR	VDD_LV	V16	VDD_LV_COR	VDD_LV
F12	VDD_LV_COR	VDD_LV	V17	VDD_LV_COR	VDD_LV
F13	VDD_LV_COR	VDD_LV	V18	VDD_LV_COR	VDD_LV
F14	VDD_LV_COR	VDD_LV	Y4	VDD_LV_PLL	VDD_LV
V_{SS}					
A2	VSS_HV_IO	VSS_HV	L7	VSS_LV_COR	VSS_LV
A22	VSS_HV_IO	VSS_HV	L8	VSS_LV_COR	VSS_LV
A23	VSS_HV_IO	VSS_HV	L9	VSS_LV_COR	VSS_LV
B1	VSS_HV_IO	VSS_HV	L10	VSS_LV_COR	VSS_LV
B2	VSS_HV_IO	VSS_HV	L11	VSS_LV_COR	VSS_LV
B14	VSS_HV_IO	VSS_HV	L12	VSS_LV_COR	VSS_LV
B23	VSS_HV_IO	VSS_HV	L13	VSS_LV_COR	VSS_LV
C3	VSS_HV_IO	VSS_HV	L14	VSS_LV_COR	VSS_LV
D9	VSS_HV_IO	VSS_HV	L15	VSS_LV_COR	VSS_LV
D11	VSS_HV_IO	VSS_HV	L16	VSS_LV_COR	VSS_LV
H2	VSS_HV_IO	VSS_HV	L17	VSS_LV_COR	VSS_LV
K20	VSS_HV_IO	VSS_HV	M7	VSS_LV_COR	VSS_LV
L4	VSS_HV_IO	VSS_HV	M8	VSS_LV_COR	VSS_LV
N2	VSS_HV_IO	VSS_HV	M9	VSS_LV_COR	VSS_LV
A1	VSS_HV_IO	VSS_HV	M10	VSS_LV_COR	VSS_LV
R4	VSS_HV_IO	VSS_HV	M11	VSS_LV_COR	VSS_LV
W2	VSS_HV_IO	VSS_HV	M12	VSS_LV_COR	VSS_LV
Y12	VSS_HV_IO	VSS_HV	M13	VSS_LV_COR	VSS_LV
AA3	VSS_HV_IO	VSS_HV	M14	VSS_LV_COR	VSS_LV
AA21	VSS_HV_IO	VSS_HV	M15	VSS_LV_COR	VSS_LV
AB1	VSS_HV_IO	VSS_HV	M16	VSS_LV_COR	VSS_LV
AB23	VSS_HV_IO	VSS_HV	M17	VSS_LV_COR	VSS_LV
AC1	VSS_HV_IO	VSS_HV	N7	VSS_LV_COR	VSS_LV
AC2	VSS_HV_IO	VSS_HV	N8	VSS_LV_COR	VSS_LV
AC22	VSS_HV_IO	VSS_HV	N9	VSS_LV_COR	VSS_LV
AC23	VSS_HV_IO	VSS_HV	N10	VSS_LV_COR	VSS_LV

Table 3-5. 473 MAPBGA supply pins (continued)

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
AC13	VSS_HV_ADR_0	VSS_HV_A	N11	VSS_LV_COR	VSS_LV
AC16	VSS_HV_ADR_1	VSS_HV_A	N12	VSS_LV_COR	VSS_LV
AC8	VSS_HV_ADR_23	VSS_HV_A	N13	VSS_LV_COR	VSS_LV
AA10	VSS_HV_ADV	VSS_HV_A	N14	VSS_LV_COR	VSS_LV
H23	VSS_HV_DRAM	VSS_HV	N15	VSS_LV_COR	VSS_LV
L22	VSS_HV_DRAM	VSS_HV	N16	VSS_LV_COR	VSS_LV
P22	VSS_HV_DRAM	VSS_HV	N17	VSS_LV_COR	VSS_LV
V22	VSS_HV_DRAM	VSS_HV	P7	VSS_LV_COR	VSS_LV
D12	VSS_HV_FLA	VSS_HV	P8	VSS_LV_COR	VSS_LV
Y1	VSS_HV_OSC	VSS_HV	P9	VSS_LV_COR	VSS_LV
C21	VSS_HV_PDI	VSS_HV	P10	VSS_LV_COR	VSS_LV
D17	VSS_HV_PDI	VSS_HV	P11	VSS_LV_COR	VSS_LV
G7	VSS_LV_COR	VSS_LV	P12	VSS_LV_COR	VSS_LV
G8	VSS_LV_COR	VSS_LV	P13	VSS_LV_COR	VSS_LV
G9	VSS_LV_COR	VSS_LV	P14	VSS_LV_COR	VSS_LV
G10	VSS_LV_COR	VSS_LV	P15	VSS_LV_COR	VSS_LV
G11	VSS_LV_COR	VSS_LV	P16	VSS_LV_COR	VSS_LV
G12	VSS_LV_COR	VSS_LV	P17	VSS_LV_COR	VSS_LV
G13	VSS_LV_COR	VSS_LV	R7	VSS_LV_COR	VSS_LV
G14	VSS_LV_COR	VSS_LV	R8	VSS_LV_COR	VSS_LV
G15	VSS_LV_COR	VSS_LV	R9	VSS_LV_COR	VSS_LV
G16	VSS_LV_COR	VSS_LV	R10	VSS_LV_COR	VSS_LV
G17	VSS_LV_COR	VSS_LV	R11	VSS_LV_COR	VSS_LV
H7	VSS_LV_COR	VSS_LV	R12	VSS_LV_COR	VSS_LV
H8	VSS_LV_COR	VSS_LV	R13	VSS_LV_COR	VSS_LV
H9	VSS_LV_COR	VSS_LV	R14	VSS_LV_COR	VSS_LV
H10	VSS_LV_COR	VSS_LV	R15	VSS_LV_COR	VSS_LV
H11	VSS_LV_COR	VSS_LV	R16	VSS_LV_COR	VSS_LV
H12	VSS_LV_COR	VSS_LV	R17	VSS_LV_COR	VSS_LV
H13	VSS_LV_COR	VSS_LV	T7	VSS_LV_COR	VSS_LV
H14	VSS_LV_COR	VSS_LV	T8	VSS_LV_COR	VSS_LV
H15	VSS_LV_COR	VSS_LV	T9	VSS_LV_COR	VSS_LV
H16	VSS_LV_COR	VSS_LV	T10	VSS_LV_COR	VSS_LV
H17	VSS_LV_COR	VSS_LV	T11	VSS_LV_COR	VSS_LV

Table 3-5. 473 MAPBGA supply pins (continued)

Ball Number	Ball Name	Pad Type	Ball Number	Ball Name	Pad Type
J7	VSS_LV_COR	VSS_LV	T12	VSS_LV_COR	VSS_LV
J8	VSS_LV_COR	VSS_LV	T13	VSS_LV_COR	VSS_LV
J9	VSS_LV_COR	VSS_LV	T14	VSS_LV_COR	VSS_LV
J10	VSS_LV_COR	VSS_LV	T15	VSS_LV_COR	VSS_LV
J11	VSS_LV_COR	VSS_LV	T16	VSS_LV_COR	VSS_LV
J12	VSS_LV_COR	VSS_LV	T17	VSS_LV_COR	VSS_LV
J13	VSS_LV_COR	VSS_LV	U7	VSS_LV_COR	VSS_LV
J14	VSS_LV_COR	VSS_LV	U8	VSS_LV_COR	VSS_LV
J15	VSS_LV_COR	VSS_LV	U9	VSS_LV_COR	VSS_LV
J16	VSS_LV_COR	VSS_LV	U10	VSS_LV_COR	VSS_LV
J17	VSS_LV_COR	VSS_LV	U11	VSS_LV_COR	VSS_LV
K7	VSS_LV_COR	VSS_LV	U12	VSS_LV_COR	VSS_LV
K8	VSS_LV_COR	VSS_LV	U13	VSS_LV_COR	VSS_LV
K9	VSS_LV_COR	VSS_LV	U14	VSS_LV_COR	VSS_LV
K10	VSS_LV_COR	VSS_LV	U15	VSS_LV_COR	VSS_LV
K11	VSS_LV_COR	VSS_LV	U16	VSS_LV_COR	VSS_LV
K12	VSS_LV_COR	VSS_LV	U17	VSS_LV_COR	VSS_LV
K13	VSS_LV_COR	VSS_LV	W4	VSS_LV_PLL	VSS_LV
K14	VSS_LV_COR	VSS_LV	AC19	VSS_HV_PMU	VSS_LV
K15	VSS_LV_COR	VSS_LV	D5	RESERVED	VSS_HV
K16	VSS_LV_COR	VSS_LV	AB20	RESERVED	VSS_HV
K17	VSS_LV_COR	VSS_LV			

Table 3-6. 473 MAPBGA Balls not populated on package

E5	E6	E7	E8	E9	E10	E11	E12
E13	E14	E15	E16	E17	E18	E19	F5
F19	G5	G19	H5	H19	J5	J19	K5
K19	L5	L19	M5	M19	N5	N19	P5
P19	R5	R19	T5	T19	U5	U19	V5
V19	W5	W6	W7	W8	W9	W10	W11
W12	W13	W14	W15	W16	W17	W18	W19

3.2.3 System pins

Table 3-7 and Table 3-8 show the system pins for the PXS30 microcontrollers in the 257 MAPBGA and the 473 MAPBGA packages, respectively.

Table 3-7. 257 MAPBGA system pins

Ball Number	Ball Name	Weak pull during reset	Safe Mode default condition	Pad Type	Power Domain
C4	FCCU_F[1]	disabled	not available	GP Slow/Medium	VDD_HV_IO
C10	JCOMP	pull down	not available	GP Slow	VDD_HV_IO
E1	Nexus MDO[0] ¹	—	not available	GP Slow/Fast	VDD_HV_IO
E4	NMI	pull up	not available	GP Slow	VDD_HV_IO
L15	TCK	pull up	not available	GP Slow	VDD_HV_IO
M16	TMS	pull up	not available	GP Slow	VDD_HV_IO
N1	XTALIN	—	not available	Analog Feedthrough	VDD_HV_IO
P2	$\overline{\text{RESET}}$	pull down	not available	Reset	VDD_HV_IO
R1	XTALOUT	—	not available	Analog Feedthrough	VDD_HV_IO
R2	FCCU_F[0]	disabled	not available	GP Slow/Medium	VDD_HV_IO
R13	VREG_CTRL	—	—	Analog Feedthrough	VDD_REG
U12	VREG_INT_ENABLE	—	—	Analog Feedthrough	VDD_HV_IO
U13	$\overline{\text{RESET_SUP}}$	pull down	—	Analog Feedthrough	VDD_HV_IO

NOTES:

¹ Do not connect pin directly to a power supply or ground.

Table 3-8. 473 MAPBGA system pins

Ball Number	Ball Name	Weak pull during reset	Safe Mode default condition	Pad Type	Power Domain
C4	FCCU_F[1]	disabled	not available	GP Slow/Medium	VDD_HV_IO
D10	JCOMP	pull down	not available	GP Slow	VDD_HV_IO
E1	Nexus MDO[0] ¹	—	not available	GP Slow/Fast	VDD_HV_IO
E4	NMI	pull up	not available	GP Slow	VDD_HV_IO
R23	dramc CLKB	—	—	DRAM CLK	VDD_HV_DRAM
T23	dramc CLK	disabled	—	DRAM CLK	VDD_HV_DRAM
W1	XTALIN	—	not available	Analog Feedthrough	VDD_HV_IO
Y2	$\overline{\text{RESET}}$	pull down	not available	Reset	VDD_HV_IO
Y19	TCK	pull up	not available	GP Slow	VDD_HV_IO
AA1	XTALOUT	—	not available	Analog Feedthrough	VDD_HV_IO
AA2	FCCU_F[0]	disabled	not available	GP Slow/Medium	VDD_HV_IO

Table 3-8. 473 MAPBGA system pins (continued)

Ball Number	Ball Name	Weak pull during reset	Safe Mode default condition	Pad Type	Power Domain
AB19	TMS	pull up	not available	GP Slow	VDD_HV_IO
AC18	VREG_CTRL	—	—	Analog Feedthrough	VDD_REG
AC20	$\overline{\text{RESET_SUP}}$	pull down	—	Analog Feedthrough	VDD_HV_IO
AC21	VREG_INT_ENABLE	—	—	Analog Feedthrough	VDD_HV_IO

NOTES:

¹ Do not connect pin directly to a power supply or ground.

Chapter 4

Functional Safety

4.1 Overview

The PXS30 microcontroller offers a set of features to support using it for applications that need to fulfill functional safety requirements.

4.2 Redundancy

The main approach used to achieve functional safety is redundancy. Redundancy is applied in different ways for different modules of this microcontroller:

- Processing cores: When used for a safety critical application, the two redundant cores must be used in Lock Step Mode (LSM). Any difference between the outputs of the cores indicates a fault and triggers the according reaction to prevent propagation of the fault and to put the microcontroller into a Fail-Safe mode.
- Replicated peripherals, if safety critical for the application, have to be used in a redundant way by the application software.
- Non-replicated input peripherals, if safety critical for the application and not self-tested, have to be read twice by the application software.
- Non-replicated output peripherals, if safety critical for the application and not read-back, have to be written twice by the application software.

4.3 Sphere of Replication (SoR)

[Figure 4-1](#) shows the Sphere of Replication (SoR) and its building blocks on different hierarchy levels.

The two parts of the SoR are referred to as Sphere Part 0 and Sphere Part 1. Each IP module instantiated in Sphere Part 0 is replicated in Sphere Part 1. Sphere Part 1 is the replica of Sphere Part 0.

A channel is an element or group of elements that independently perform(s) a function. The two parts of the SoR can be seen or interpreted as two channels (in the terminology of the IEC 61508, here also referred to as the two processing channels).

IP instantiations that are part of Sphere Part 0 are referenced with the suffix “_0.” IP instantiations that are part of Sphere Part 1 are referenced with the suffix “_1.”

All IP modules from Sphere Part 0 except for its RCCUs are part of Lake 0. All IP modules from Sphere Part 1 except for its RCCUs are part of Lake 1. IP modules in Lake 0 must physically be separated from the IP modules in Lake 1. The RCCUs check qualified outputs of Lake 0 and Lake 1 in each SoR clock cycle.

See [Section 4.3.2, Sphere of Replication \(SoR\)](#), for a list of IP modules belonging to the SoR.




Figure 4-1. SoR Definition

4.3.1 Input synchronization

As the RC checkers are checking the outputs of both parts of the SoR for equality on every clock cycle, it is important that the input signals provided to each part of the SoR are identical at every clock cycle of the SoR. This is especially important if clock domain synchronization is required between signal source(s) outside of the SoR and the SoR inputs. Some examples here are all interrupt signals routed to INTC_0 and INTC_1 potentially coming from a different clock domain to the one of the INTC_0 and INTC_1. SWT_0 and SWT_1 or all Motor Control related peripherals behind the IPSYNC bridge are just two examples.

Figure 4-2 shows the SoR input signal synchronization required for all signals originating from a clock source asynchronous to the clock of the SoR.

Asynchronous interrupts coming from peripherals need to be synchronized in a LockStep compatible way outside of the SoR.

Special attention needs to be paid to this requirement as the DPM mode requires some of the signals entering the two parts of the SoR to be controlled separately (one example is the reset input for both cores in DPM), which is not the case in LSM. The reset for both parts of the SoR is one example.




Figure 4-2. SoR Input Synchronization

4.3.2 Sphere of Replication (SoR)

In LSM mode, the Sphere of Replication represents one channel. However, the two Lakes of the SoR are physically separated on the die to minimize undetectable common cause faults inside the SoR.

In LSM mode, the two replicas are configured in a symmetrical way to ensure Lock Step operation. In DPM mode, the two replicas are configured in a slightly different way to allow independent operation. More details are described in the subsequent sections.

Each replica (each part of the SoR, Sphere Part 0 and Sphere Part 1) must keep separated ports for common signals like clock, mode control, reset, and debug. These signals are routed separately to each SoR.

4.4 Built-In Self-Test (BIST)

BIST is a mechanism that permits a microcontroller to test itself. On the PXS30, BIST enables the reliability requirements necessary to achieve SIL3 and ISO26262.

4.4.1 BIST during boot

A device BIST is performed every time the microcontroller is booted. The BIST is performed transparently for the application while the microcontroller is still under reset. In case the BIST fails, the microcontroller is kept under reset. Application software can only start to run when BIST finished successfully without detecting a fault. The boot time BIST comprises:

- Memory BIST for all RAMs and ROM
- Scan-based Logic BIST for digital logic, partitioned with a separate BIST for each Sphere of Replication (SoR), and a partition for the remaining non-replicated peripherals

4.4.2 Software-triggered BIST during operation

For some modules of this microcontroller it is required to run BIST during operation, because testing every 10 hours (Trip Time) is not sufficient for the targeted safety integrity level. These BIST runs need to be triggered by application software once within each Process Safety Time (10 ms).

Modules that require BIST runs during application are:

- ADC: Software triggers several self-tests implemented in hardware
- Flash memory ECC logic test

4.4.3 Software-triggered Self-tests after boot

In order to ensure integrity of flash memory for a safety application, hardware based flash self-test needs to be triggered by software every time the microcontroller is booted.

4.5 Memory error detection and correction

RAMs are protected against soft errors by a 8-bit/64 SEC/DED ECC code computed over address and data at each memory access. Detected faults are reported to the FCCU.

NVM flash memory is protected by 8-bit/64 parity SEC/DED.

4.6 Monitoring

All monitoring features react within the so-called Process Safety Time of 10 ms or faster.

Core voltage is equipped with a low voltage detector and a high voltage detector to indicate if voltage is out of the specified range. I/O voltage is monitored by a low voltage detector. The voltage detectors themselves have a hardware based self-checking feature.

This microcontroller is equipped with two temperature sensors.

Three clocks are monitored:

- Internal oscillator clock
- PLL-generated system clock
- FlexRay clock

A Memory Protection Unit prevents incorrect memory accesses based on 16 possibly overlapping physical memory regions.

4.7 Software measures

Several software measures are required to achieve safety integrity for this microcontroller. Software has to trigger these test features at least every 10 ms (Process Safety Time). These are simple checks. No software based core self-test routine library is necessary for this microcontroller.

The following shows some examples for software checks.

Example 1: Modules that require CRC checks during operation are:



- SIUL: System configuration registers checked
- ADC: Configuration registers checked
- eTimer: Configuration registers checked

Example 2: The CTU unit requires the following checks:

- Have all triggers been generated and served (supported by hardware, faults to be handled in software)?
- Do trigger times match expected behavior?
- Is there a trigger buffer overrun (supported by hardware, faults to be handled in software)?
- Does the channel number sequence match expected behavior?
- Are the issued commands valid (supported by hardware, faults to be handled in software)?

4.8 Fault reaction

All faults detected by hardware measures like the redundancy checkers, self-test features, ECC, voltage and clock monitors are reported to the central Fault Collection and Control Unit (FCCU). Depending on the particular fault, the FCCU puts the microcontroller into the according configured Fail-Safe state. This prevents fault propagation to system level. The following states are considered as Fail-Safe:

- Shut-down state
- Reset state
- Indication of internal faults on “Error Out” signals to the surrounding system

Safety critical I/Os are tri-stated when the microcontroller is in a Fail-Safe state.

4.9 External measures

This microcontroller requires several external measures to allow safe operation:

- External power supply and monitor
- External watchdog timer
- Error out monitor to handle situations where this microcontroller indicates an internal fault

Chapter 5

Boot and Operating Modes

5.1 Boot modes

The PXS30 supports the following boot modes:

- Single Chip (SC) mode—the microcontroller boots from the first bootable section of the flash memory main array.
- Serial Boot Loader (SBL) mode—the microcontroller downloads boot code from either LINFlexD or FlexCAN interface and then executes it. Serial boot can be performed with or without autobaud.

If booting is not possible with the selected configuration (e.g., if no Boot ID is found in the selected boot location) then the microcontroller enters Static mode (see [Section 5.4.5, Static Mode](#)).

5.2 Hardware configuration

The microcontroller detects the boot mode based on external pins and device status. The following sequence applies:

- To boot from LINFlexD or FlexCAN, the microcontroller must be forced into Alternate Boot Loader Mode via the FAB (Force Alternate Boot Mode) pin, which must be asserted before initiating the reset sequence. The type of alternate boot mode is selected according to the ABS (Alternate Boot Selector) pins (see [Table 5-1](#)). For details of the serial boot modes, please refer to [Chapter 12, Boot Assist Module \(BAM\)](#).
- If the microcontroller identifies a flash memory sector with a valid boot sector, it boots from the lowest sector. (See [Figure 5-1](#).)
- If none of the flash memory sectors contains a valid boot signature, the microcontroller goes into Safe mode.

Table 5-1. Hardware configuration

FAB	ABS2	ABS0	Boot ID	Boot mode
1	0	0	—	Serial Boot LINFlexD
1	0	1	—	Serial Boot FlexCAN
1	1	0	—	Serial Boot via LINFlexD or FlexCAN in autobaud
0	—	—	valid	SC (Single Chip)
0	—	—	not found	Safe Mode

5.3 Boot-sector search

5.3.1 Potential boot sectors

As shown in [Figure 5-1](#), in single chip mode the microcontroller searches several locations for a valid boot ID. The lowest sector that starts with a valid boot ID is used to boot the microcontroller.

The flash memory locations listed in [Table 5-2](#) are searched.




Figure 5-1. Flash memory partitioning and RCHW search

Table 5-2. Flash boot sector locations

Block	Address
0	0x0000_0000
1	0x0000_4000
2	0x0000_8000
3	0x0001_0000
4	0x0001_8000
5	0x0001_C000
6	0x0002_0000
7	0x0003_0000

5.3.2 Reset Configuration Half-Word (RCHW)

Each boot sector in the flash memory contains the Reset Configuration Half-Word (RCHW) at offset 0x00. If the RCHW field `BOOT_ID` holds the value 0x5A, then the sector is considered bootable. In addition, the VLE flag indicates that the code is VLE code. All other bits are reserved.

No BAM code execution occurs in this case, and BAM code is not visible unless the microcontroller is in Serial Boot Loader (SBL) mode.




Figure 5-2. Reset Configuration Half-Word (RCHW)

Once the microcontroller detects that it needs to boot from flash memory, and finds a valid `BOOT_ID`, it boots from the application start address at offset 0x04 within the boot sector.

5.3.3 Boot and alternate boot

Some applications require an alternate boot sector so that the main boot can be erased and reprogrammed in the field.

When an alternate boot is needed, the user can create two bootable sectors. The lowest sector is the main boot sector, and the highest is the alternate boot sector. The alternate boot sector does not need to be consecutive to the main boot sector.

This scheme ensures that there is always one active boot sector by erasing one of the boot sectors only:

- Sector is activated (that is, program a valid `BOOT_ID` instead of 0xFF as initially programmed).
- Sector is deactivated writing to 0 some of the bits `BOOT-ID` bit field (bit 1 and/or bit 3, and/or bit 4, and/or bit 6).

5.4 Device behavior by boot mode

The following describes the security related device features that are available in the device boot modes.

5.4.1 Single Chip Mode—Unsecured

In Normal Single Chip Mode, the system boots from the flash memory main array. The microcontroller boots from the first sector that is marked bootable. The system may be configured to enable the external bus.

- Nexus/JTAG available
- Boot from flash memory main array
 - Shadow Block available

5.4.2 Single Chip Mode—Secured

In Secured Single Chip Mode, the system boots from the flash memory main array. The microcontroller boots from the first sector that is marked bootable.

- No Nexus/JTAG apart from JTAG info for device and mask ID (major and minor) and commands to temporarily unlock the microcontroller with a valid flash memory password.
- Boot from flash memory main array
 - Shadow Block accessible

5.4.3 Serial Boot Loader Mode—Public Password Enabled

In Serial Boot Loader (SBL) mode, if public serial access is allowed, the MCU executes BAM code that checks for a valid public password on the chosen interface. The interface is selected via FAB and ABS pins.

- Nexus/JTAG available
- Boot from BAM
- Disable flash memory main array and shadow block access

5.4.4 Serial Boot Loader Mode—Flash Memory Password Enabled

It is possible to boot in SBL mode when serial access with password is selected. The MCU executes BAM code that checks for a valid flash memory password on the chosen interface. If the password is known, full access to the device is enabled.

- Nexus/JTAG available
- Boot from BAM

5.4.5 Static Mode

Static mode means the device enters the low power Safe mode and the processor executes a wait instruction. This is needed if the device is unable to boot in the selected mode. Access to Nexus and flash memory is as defined by the boot mode and the security status. A power-on reset is required to bring the device out of Static mode.

5.5 Operating Modes

PXS30 microcontrollers can operate in two modes of operation:

- Lock Step Mode (LSM)
- Decoupled Parallel Mode (DPM)

One of the two modes is statically selected at power-up. The selected mode may be changed only going through a full power-on reset.

Each of these modes has several specific submodes that the microcontroller can enter. These modes differ, for example, in the list of enabled modules, pin configurations, reset phase, and safety status. These are covered in [Section 35.1, Introduction in Chapter 35, Mode Entry Module \(MC_ME\)](#).

5.5.1 Lock Step Mode (LSM)

This mode takes its name from the execution of the same commands by both cores in synchronicity (lock step). It has been implemented to allow reaching SIL3 with minimal software overhead and is the only mode of the PXS30 microcontroller for which a SIL3 capability certificate has been planned.

In this mode, the Sphere of Replication (SoR) plays a major role. It contains all hardware elements that have been replicated for safety reasons, resulting in the sphere being a collection of pairs. Each member of such a pair executes the same operations or transactions as its partner, resulting in lock step behavior. The compliance with this behavior expectation is checked only on the boundary of the SoR, minimizing checker effort.

This boundary check is based on a modified version of the fault isolation concept. Fault isolation requires that a fault must not cause failures outside a marked area, in this case the SoR. A failure in the SoR, as long as it does not propagate to the outside of the SoR and potentially cause a fault there, does not influence the effective operability of the periphery (and so the ECU). Thus it cannot cause a hazard.

For example, an error in the ALU can cause wrong calculation results but as long as these results only influence core register values, they are not a hazard to the operation of the system. Also, propagation inside the SoR is of no immediate consequence, e.g., if the wrong register value is written to the INTC, this — in itself — does not change the overall behavior of the system. But once the registers are written somewhere external or used as addresses, or once the badly changed interrupt triggers, this “safeness” changes because the failure now propagates to the outside of the SoR.

The Redundancy Control Checker Units (RCCU) at the outputs of the SoR to the periphery bus, to the flash memory subsystem, and to the SRAM subsystem detect such propagating failures due to data on the external busses being inconsistent between both processing units. Thus the RCCUs implement the modified fault isolation in that they detect but not prevent the propagation of a non-common cause failure at the point where the two redundant channels are merged into a single actuator or recipient. Isolation of the overall system is then achieved by the Fault Collection and Control Unit (FCCU) signaling an error, thereby allowing the microcontroller or application to react appropriately.

5.5.2 Decoupled Parallel Mode (DPM)

In this mode, each CPU core runs independently. This mode of operation puts the chip into a symmetric multi-core processor mode. When in this mode, the redundancy checkers are not enabled, and the replicated peripherals are available at a different set of addresses. The SRAM is split in half and relocated in the memory map (See [Chapter 2, Memory Maps](#), for details). In DMP mode, the hardware Semaphore module becomes available.

The Decoupled Parallel Mode (DPM) increased performances can be estimated in a first approximation as about $1.6 \times$ the performance of the Lock Step Mode (LSM) at the same frequency.

The selection between the Lock Step Mode and the Decoupled Parallel Mode is done via a user option programmed into the shadow block of the flash. See [Chapter 8, Flash Memory](#), for more details.

PXS30 microcontrollers support only static configuration at power-on (either LSM or DPM).

5.6 Selecting LSM or DPM

The operating mode (LSM or DPM) on PXS30 is determined by the LSM_DPM user option bit in the shadow sector of the flash memory. This user option bit is accessed using the UOPS[UOPT] field in the SSCM (see [Section 49.3.1.8, User Option Status \(SSCM_UOPS\) Register](#)).

NOTE

The external reset sequence should always be configured to start from PHASE1 by setting RGM_FESS[SS_EXR] = 0. See [Section 46.3.1.6, Functional Event Short Sequence Register \(RGM_FESS\)](#).

The following steps summarize the PXS30 behavior in DPM following an external reset:

1. External reset is triggered.
2. Both Core_0 and Core_1 undergo reset.
3. Core_0 starts fetching its first instruction, while Core_1 stays under reset till step 4.
4. After some basic configuration, Core_0 wakes Core_1 up through the SSCM module.
5. Both Core_0 and Core_1 work independently.

If the external reset sequence starts from PHASE3 (RGM_FESS[SS_EXR] = 1), Core_0 and Core_1 go under reset at the same time, but Core_1 starts to run immediately without waiting for any signal from Core_0. This could cause unexpected results to occur if the Core_1 startup code does not take short reset into account. Core_1 code can check the last reset source using RGM flags. If it finds that the reset was due to short reset, then it can poll for a Core_0 signal to wait before executing further code.

5.6.1 Entering DPM

By default, PXS30 is configured to start in DPM (LSM_DPM = 0).

5.6.2 Entering LSM

5.6.2.1 Dual-core boot concepts

Entering DPM implies a dual-core boot. The key concept to a dual-core boot is that it is nothing more than a typical single-core boot, except that it starts another single-core boot. The initialization of interrupts, stack, and other parameters needs to be performed on each core. In other words, it is a single-core boot performed twice.

[Figure 5-3](#) shows a simplification of this boot process.




Figure 5-3. Simplified boot process in DPM

At power-on reset (POR), Core_0 begins operation while Core_1 remains held in reset. At this time, Core_0 must initialize its set of peripherals, set up its environment (including the NMI routine), then branch to main. At this point, Core_0 is essentially fully operational. Now Core_0 provides the reset vector and writes the DMPKEY, thus releasing Core_1 from reset.

Core_1 begins its execution. The first thing that it must do is initialize its set of peripherals and set up its environment, including its NMI routine. Core_1 then moves the chip from DRUN mode to RUN0 mode. The system generates an NMI to both cores when the chip moves from DRUN to RUN0. Each core must service its own NMI routines.

5.6.2.2 Software setup

During the boot sequence, this dual core architecture is set up with one core being the master and the other core designated as slave. That is to say, the primary core, Core_0, is run from reset and executes code, which then sets up and releases reset to Core_1. At that time, the system then begins operating in DPM.

To make the second core operational, you must configure the following two registers in the SSCM:

- DPMBOOT (see [Section 49.3.1.6, DPM Boot Register \(SSCM_DPMBOOT\)](#))
- DPMKEY (see [Section 49.3.1.7, DPM Boot Key Register \(SSCM_DPMKEY\)](#))

Follow this sequence to enable DPM:

1. Write the reset vector into DPMBOOT[P2BOOT].
2. Set DPMBOOT[DVLE] to indicate that the second core will be executing in VLE mode. (Otherwise, the core will operate in Book E mode.)
3. Write 0x5AF0 to DPMKEY[KEY].
4. Write 0xA50F to DPMKEY[KEY].

After the second write to DPMKEY[KEY], Core_1 jumps to its reset vector.

Chapter 6

e200z7 Core

6.1 e200z7 Overview

The e200z7 is a dual-issue, 32-bit Power Architecture Book E compliant design with 64-bit general purpose registers (GPRs). Power Architecture Book E floating-point instructions are not supported by e200z7 in hardware, but are trapped and may be emulated by software. For an overview of this architecture and the instruction set, please see *EREF: A Programmer's Reference Manual for Freescale Embedded Processors (EREFM)*.

An Embedded Floating-point (EFPU2) APU is provided to support real-time single-precision embedded numerics operations using the general-purpose registers.

A Signal Processing Extension (SPE2.1) APU is provided to support real-time SIMD fixed point and single-precision, embedded numerics operations using the general-purpose registers. All arithmetic instructions that execute in the core operate on data in the general purpose registers (GPRs). The GPRs have been extended to 64-bits in order to support vector instructions defined by the SPE2.1 APU. These instructions operate on a vector pair of 16-bit or 32-bit data types, and deliver vector and scalar results. For more information, please see *Signal Processing Engine (SPE) Programming Environments Manual: A Supplement to the EREF (SPEPEM)*.

In addition to the base Power Architecture Book E instruction set support, the e200z7 core also implements the VLE (variable-length encoding) technology, providing improved code density. The VLE technology is further documented in *Variable-Length Encoding (VLE) Programming Environments Manual: A Supplement to the EREF (VLEPEM)*, a separate document.

The e200z7 processor integrates a pair of integer execution units, a branch control unit, instruction fetch unit and load/store unit, and a multi-ported register file capable of sustaining six read and three write operations per clock. Most integer instructions execute in a single clock cycle. Branch target prefetching is performed by the branch unit to allow single-cycle branches in many cases.

The e200z7 contains a 16 KB instruction cache, a 16 KB data cache, as well as a memory management unit (MMU). A Nexus Class 3+ module is also integrated. See [Chapter 39, Nexus Development Interface \(NDI\)](#).

Figure 6-1 shows a high-level block diagram of the e200z7 core.




Figure 6-1. e200z7 block diagram

6.1.1 Features

The following is a list of some of the key features of the e200z7:

- Dual issue, 32-bit Power Architecture Book E compliant CPU
- Implements the VLE APU for reduced code footprint
- In-order execution and retirement
- Precise exception handling
- Branch processing unit
 - Dedicated branch address calculation adder
 - Branch target prefetching using BTB
 - Return Address Stack
- Load/store unit (LSU)
 - Three-cycle load latency
 - Fully pipelined

- Big- and little-endian support on a per-page basis
- Misaligned access support
- AMBA (advanced microcontroller bus architecture) AHB-Lite (advanced high-performance bus) 64-bit system bus
- Memory management unit (MMU) with 64-entry, fully associative TLB and multiple page-size support
- 16 KB, 4-way set-associative Harvard instruction and data caches
- SPE unit supporting SIMD fixed-point and single-precision floating-point operations, using the 64-bit GPR file.
- Embedded floating-point unit (EFPU) supporting scalar single-precision floating-point operations.
- Performance management unit (PMU) supporting execution profiling
- Nexus Class 3+ real-time development unit
- Power management
 - Low-power design—extensive clock gating
 - Power-saving modes: doze, nap, sleep, and wait
 - Dynamic power management of execution units, caches, and MMUs
- e200z7-specific debug interrupt.
- Testability
 - Synthesizable, full MuxD scan design
 - Built-in parallel signature unit

6.1.2 Microarchitecture summary

The e200z7 processor utilizes a ten-stage instruction pipeline, with four stages for execution. The Instruction Fetch 0, Instruction Fetch 1, Instruction Fetch 2, Instruction Decode0, Instruction Decode 1/Register file Read/ EA Calc, Execute 0/ Memory Access0, Execute1/Memory Access1, Execute2/Memory Access2, Execute 3, and Register Writeback stages operate in an overlapped fashion, allowing single clock instruction execution for most instructions.

The integer execution units each consists of a 32-bit Arithmetic Unit (AU), a Logic Unit (LU), a 32-bit Barrel shifter (Shifter), a Mask-Insertion Unit (MIU), a Condition Register manipulation Unit (CRU), a Count-Leading-Zeros unit (CLZ), a 32×32 Hardware Multiplier array, and result feed-forward hardware. Integer EU1 also supports hardware division.

Most arithmetic and logical operations are executed in a single cycle with the exception of multiply, which is implemented with a pipelined hardware array, and the divide instructions. A Count-Leading-Zeros unit operates in a single clock cycle.

The Instruction Unit contains a PC incremter and dedicated Branch Address adders to minimize delays during change of flow operations. Sequential prefetching is performed to ensure a supply of instructions into the execution pipeline. Branch target prefetching is performed to accelerate taken branches. Prefetched instructions are placed into an instruction buffer.

Branch target addresses are calculated in parallel with branch instruction decode, resulting in execution time of four clocks for correctly predicted branches. Conditional branches that are not taken execute in a single clock. Branches with successful BTB target prefetching have an effective execution time of one clock if correctly predicted.

Memory load and store operations are provided for byte, halfword, word (32-bit), and doubleword data with automatic zero or sign extension of byte and halfword load data as well as optional byte reversal of data. These instructions can be pipelined to allow effective single cycle throughput. Load and store multiple word instructions allow low overhead context save and restore operations. The load/store unit contains a dedicated effective address adder to allow effective address generation to be optimized.

The Condition Register unit supports the condition register (CR) and condition register operations defined by the PowerPC architecture. The condition register consists of eight 4-bit fields that reflect the results of certain operations, such as move, integer and floating-point compare, arithmetic, and logical instructions, and provide a mechanism for testing and branching.

Vectored and autovectored interrupts are supported by the CPU. Vectored interrupt support is provided to allow multiple interrupt sources to have unique interrupt handlers invoked with no software overhead.

The SPE2.1 APU supports vector instructions operating on 8, 16 and 32-bit fixed-point data types. The EFPU2 APU supports 32-bit IEEE-754 single-precision floating-point formats, and supports scalar and vector single-precision floating-point operations in a pipelined fashion. The 64-bit general purpose register file is used for source and destination operands, and there is a unified storage model for scalar single-precision floating-point data types of 32-bits and the normal integer type. Low latency fixed-point and floating-point add, subtract, mixed add/subtract, sum, diff, min, max, multiply, multiply-add, multiply-sub, divide, square root, compare, and conversion operations are provided, and most operations can be pipelined.

6.1.2.1 Instruction unit features

The features of the e200z7 instruction unit are:

- 64-bit path to cache supports fetching of two 32-bit instruction per clock
- Instruction buffer holds up to 10 32-bit instructions
- Dedicated PC incrementer supporting instruction prefetches
- Branch unit with dedicated branch address adder, and branch lookahead logic (BTB) supporting single cycle execution of successfully predicted branches

6.1.2.2 Integer unit features

The e200z7 integer units support single cycle execution of most integer instructions:

- 32-bit AU for arithmetic and comparison operations
- 32-bit LU for logical operations
- 32-bit priority encoder for count leading zero's function
- 32-bit single cycle barrel shifter for static shifts and rotates
- 32-bit mask unit for data masking and insertion




Figure 6-2. e200z7 block diagram

- Divider logic for signed and unsigned divide in 4-15 clocks with minimized execution timing (EU1 only)
- Pipelined 32×32 hardware multiplier array supports $32 \times 32 \rightarrow 32$ multiply with 3 clock latency, 1 clock throughput

6.1.2.3 Load/store unit features

The e200z7 load/store unit supports load, store, and the load multiple / store multiple instructions:

- 32-bit effective address adder for data memory address calculations
- Pipelined operation supports throughput of one load or store operation per cycle
- Dedicated 64-bit interface to memory supports saving and restoring of up to two registers per cycle for load multiple and store multiple word instructions

6.1.2.4 Cache features

The features of the Cache are as follows:

- Separate 16 KB, 4-way set-associative Instruction and Data Caches (Harvard)
- Copyback and Writethrough Support
- 8-entry Store Buffer
- Push Buffer
- Linefill Buffer
- 32-bit address bus plus attributes and control
- Separate uni-directional 64-bit read data bus and 64-bit write data bus
- Supports cache line locking
- Supports Way allocation
- Supports Write allocation policies
- Supports Tag and Data Parity
- Supports multi-bit EDC for the ICache
- Correction/Auto-invalidation capability for the I and D caches
- Hardware Cache Coherency Support for the Data Cache

6.1.2.5 MMU features

The features of the MMU are as follows:

- Virtual Memory support
- 32-bit Virtual and Physical Addresses
- 8-bit Process Identifier
- 64-entry fully associative TLB
- Multiple page size support from 1 KB to 4 GB
- Entry Flush Protection

6.1.2.6 e200z7 system bus features

The features of the e200z7 System Bus interface are as follows:

- Independent Instruction and Data interfaces
- AMBA AHB2.v6 protocol

- 32-bit address bus, 64-bit data bus, plus attributes and control
- Data interface provides separate uni-directional 64-bit read and write data buses
- Support for HCLK running at a slower rate than CPU clock

6.2 Programming model

This section describes the register model, instruction model, and the interrupt model as they are defined by the Power ISA, Freescale EIS, and the e200z7 implementation.

6.2.1 Register set

The following figures show the complete e200z7 register set, including the sets of the registers that are accessible in supervisor mode and the set of registers that are accessible in user mode. The number to the right of the special-purpose registers (SPRs) is the decimal number used in the instruction syntax to access the register. For example, the integer exception register (XER) is SPR 1.

[Figure 6-3](#) and [Figure 6-4](#) show the registers that can be accessed by supervisor-level software. User-level software can access only those registers listed in [Figure 6-5](#) and [Figure 6-6](#).

Figure 6-3 shows the supervisor mode SPRs and GPRs.




Figure 6-3. e200z760 supervisor mode programmer's model

Figure 6-4 shows the supervisor mode programmer's model DCRs.




Figure 6-4. e200z760 supervisor mode programmer's model DCRs and PMRs

Figure 6-5 shows the user mode programmer's model SPRs and GPRs.




Figure 6-5. e200z7 user mode programmer's model

Figure 6-6 shows the user mode programmer's model PMRs.

Performance Monitor Registers ¹			
User Control (read-only)		User Counters (read-only)	
UPMGC0	PMR 384	UPMC0	PMR 0
UPMLCa0	PMR 128	UPMC1	PMR 1
UPMLCa1	PMR 129	UPMC2	PMR 2
UPMLCa2	PMR 130	UPMC3	PMR 3
UPMLCa3	PMR 131		
UPMLCb0	PMR 256		
UPMLCb1	PMR 257		
UPMLCb2	PMR 258		
UPMLCb3	PMR 259		

¹ These e200-specific registers may not be supported by other Power ISA embedded category processors

Figure 6-6. e200z760 user mode programmer's model PMRs

The GPRs are accessed through instruction operands. Access to other registers can be explicit (by using instructions for that purpose such as the Move To Special Purpose Register (**mtspr**) and Move From Special Purpose Register (**mfspr**) instructions) or implicit as part of the execution of an instruction. Some registers are accessed both explicitly and implicitly.

6.2.2 Instruction set

The e200z7 supports the following architectural extensions: VLE, ISEL, debug, machine check, wait, SPE, cache line locking, and enhanced reservations.

The e200z7 implements the following instructions:

- The Power ISA instruction set for 32-bit embedded implementations. This is composed primarily of the user-level instructions defined by the user instruction set architecture (UISA). The e200z7 does not include the Power ISA floating-point, load string, or store string instructions.
- The e200z7 supports the following EIS-defined instructions:
 - Integer select category. This category consists of the Integer Select instruction (**isel**), which functions as an if-then-else statement that selects between two source registers by comparison to a CR bit. This instruction eliminates conditional branches, takes fewer clock cycles than the equivalent coding, and reduces the code footprint.
 - Cache line lock and unlock category. The cache block lock and unlock category consists of the instructions described in Table 6-1, which defines a set of instructions for locking and clearing cache lines.

Table 6-1. Cache block lock and unlock instructions

Name	Mnemonic	Syntax
Data Cache Block Lock Clear	dcblc	CT,rA,rB
Data Cache Block Touch and Lock Set	dcbtls	CT,rA,rB
Data Cache Block Touch for Store and Lock Set	dcbtstls	CT,rA,rB
Instruction Cache Block Lock Clear	icblc	CT,rA,rB
Instruction Cache Block Touch and Lock Set	icbtls	CT,rA,rB

- Debug category. This category defines the Return from Debug Interrupt instruction (**rfdi**), which defines a separate set of interrupt save and restore registers to provide greater responsiveness for debug interrupts.
- SPE vector category. New vector instructions are defined that view the 64-bit GPRs as being composed of a vector of two 32-bit elements (some of the instructions also read or write 16-bit elements). Some scalar instructions are defined for DSP that produce a 64-bit scalar result.
- The embedded floating-point categories provide single-precision scalar and vector floating-point instructions. Scalar floating-point instructions use only the lower 32 bits of the GPRs for single-precision floating-point calculations. [Table 6-2](#) lists embedded floating-point instructions.
- Wait category. This category consists of the **wait** instruction that allows software to cease all synchronous activity and wait for an asynchronous interrupt to occur.
- Machine check category. This feature set adds two new instructions (**rfmci**, **se_rfmci**) and four new registers (MCSRRO, MCSRR1, MCSR, MCAR)
- Volatile Context Save/Restore category supports the capability to quickly save and restore volatile register context on entry into an interrupt handler.

Table 6-2. Scalar and vector embedded floating-point instructions

Instruction	Mnemonic		Syntax
	Scalar	Vector	
Convert Floating-Point from Signed Fraction	efscfsf	evfscfsf	rD,rB
Convert Floating-Point from Signed Integer	efscfsi	evfscfsi	rD,rB
Convert Floating-Point from Unsigned Fraction	efscfuf	evfscfuf	rD,rB
Convert Floating-Point from Unsigned Integer	efscfui	evfscfui	rD,rB
Convert Floating-Point to Signed Fraction	efscfsf	evfscfsf	rD,rB
Convert Floating-Point to Signed Integer	efscfsi	evfscfsi	rD,rB
Convert Floating-Point to Signed Integer with Round Toward Zero	efscfsiz	evfscfsiz	rD,rB
Convert Floating-Point to Unsigned Fraction	efscfuf	evfscfuf	rD,rB
Convert Floating-Point to Unsigned Integer	efscfui	evfscfui	rD,rB
Convert Floating-Point to Unsigned Integer with Round Toward Zero	efscfuiiz	evfscfuiiz	rD,rB

Table 6-2. Scalar and vector embedded floating-point instructions (continued)

Instruction	Mnemonic		Syntax
	Scalar	Vector	
Floating-Point Absolute Value	efsabs	evfsabs	rD,rA
Floating-Point Add	efsadd	evfsadd	rD,rA,rB
Floating-Point Compare Equal	efscmpeq	evfscmpeq	crD,rA,rB
Floating-Point Compare Greater Than	efscmpgt	evfscmpgt	crD,rA,rB
Floating-Point Compare Less Than	efscmplt	evfscmplt	crD,rA,rB
Floating-Point Divide	efsddiv	evfsddiv	rD,rA,rB
Floating-Point Multiply	efsmul	evfsmul	rD,rA,rB
Floating-Point Negate	efsneg	evfsneg	rD,rA
Floating-Point Negative Absolute Value	efsnabs	evfsnabs	rD,rA
Floating-Point Subtract	efssub	evfssub	rD,rA,rB
Floating-Point Test Equal	efststeq	evfststeq	crD,rA,rB
Floating-Point Test Greater Than	efststgt	evfststgt	crD,rA,rB
Floating-Point Test Less Than	efststlt	evfststlt	crD,rA,rB
Floating-Point Single-Precision Multiply-Add	efsmadd	evfsmadd	rD,rA,rB
Floating-Point Single-Precision Negative Multiply-Add	efsnmadd	evfsnmadd	rD,rA,rB
Floating-Point Single-Precision Multiply-Subtract	efsmsub	evfmsub	rD,rA,rB
Floating-Point Single-Precision Negative Multiply-Subtract	efsnmsub	evfsnmsub	rD,rA,rB

6.2.2.1 VLE category

This section describes the extensions to the architecture to support VLE.

- **rfei, rfdi, rfi** do not mask bit 62 of CSRR0, DSRR0, or SRR0. The destination address is [D,C]SRR0[32–62] || 0b0.
- **bclr, bclrl, bcctr, bcctrl** do not mask bit 62 of the LR or CTR. The destination address is [LR, CTR][32–62] || 0b0.

6.2.3 Interrupts and exception handling

The core supports an extended exception handling model, with nested interrupt capability and extensive interrupt vector programmability. The following sections define the interrupt model, including an overview of interrupt handling as implemented on the e200z7 core, a brief description of the interrupt classes, and an overview of the registers involved in the processes.

6.2.3.1 Interrupt handling

In general, interrupt processing begins with an exception that occurs due to external conditions, errors, or program execution problems. When an exception occurs, the processor checks whether interrupt processing is enabled for that particular exception. If enabled, the interrupt causes the state of the processor to be saved in the appropriate registers and prepares to begin execution of the handler located at the associated vector address for that particular exception.

Once the handler is executing, the implementation may need to check bits in the exception syndrome register (ESR), the machine check syndrome register (MCSR), or the signal processing and embedded floating-point status and control register (SPEFSCR), depending on the exception type, to verify the specific cause of the exception and take appropriate action.

The core complex supports the interrupts described in [Section 6.2.3.4, Interrupt registers](#).

6.2.3.2 Interrupt classes

All interrupts may be categorized as asynchronous/synchronous and critical/noncritical.

- Asynchronous interrupts (such as machine check, critical input, and external interrupts) are caused by events that are independent of instruction execution. For asynchronous interrupts, the address reported in a save/restore register is the address of the instruction that would have executed next had the asynchronous interrupt not occurred.
- Synchronous interrupts are those that are caused directly by the execution or attempted execution of instructions. Synchronous inputs are further divided into precise and imprecise types.
 - Synchronous precise interrupts are those that precisely indicate the address of the instruction causing the exception that generated the interrupt or, in some cases, the address of the immediately following instruction. The interrupt type and status bits allow determination of which of the two instructions has been addressed in the appropriate save/restore register.
 - Synchronous imprecise interrupts are those that may indicate the address of the instruction causing the exception that generated the interrupt, or some instruction after the instruction causing the interrupt. If the interrupt was caused by either the context synchronizing mechanism or the execution synchronizing mechanism, the address in the appropriate save/restore register is the address of the interrupt-forcing instruction. If the interrupt was not caused by either of those mechanisms, the address in the save/restore register is the last instruction to start execution and may not have completed. No instruction following the instruction in the save/restore register has executed.

6.2.3.3 Interrupt types

The e200z7 core processes all interrupts as either debug, machine check, critical, or noncritical types. Separate control and status register sets are provided for each type of interrupt. [Table 6-3](#) describes the interrupt types.

Table 6-3. Interrupt types

Category	Description	Programming Resources
Noncritical interrupts	First-level interrupts that let the processor change program flow to handle conditions generated by external signals, errors, or unusual conditions arising from program execution or from programmable timer-related events. These interrupts are largely identical to those defined by the OEA.	SRR0/SRR1 SPRs and rfi instruction. Asynchronous noncritical interrupts can be masked by the external interrupt enable bit, MSR[EE].
Critical interrupts	Critical input, watchdog timer, and debug interrupts. These interrupts can be taken during a noncritical interrupt or during regular program flow. The critical input and watchdog timer interrupts are treated as critical interrupts. If the debug interrupt is not enabled, it is also treated as a critical interrupt.	Critical save and restore SPRs (CSRR0/CSRR1) and rfdi . Critical input and watchdog timer critical interrupts can be masked by the critical enable bit, MSR[CE]. Debug events can be masked by the debug enable bit MSR[DE].
Machine check interrupt	Provides a separate set of resources for the machine check interrupt.	Machine check save and restore SPRs (MCSRR0/MCSRR1) and rfmci . Maskable with the machine check enable bit, MSR[ME]. Includes the machine check syndrome register (MCSR).
Debug interrupt	Provides a separate set of resources for the debug interrupt.	Debug save and restore SPRs (DSRR0/DSRR1) and rfdi . Can be masked by the machine check enable bit, MSR[DE]. Includes the debug syndrome register (DBSR).

Because save/restore register pairs are serially reusable, care must be taken to preserve program state that may be lost when an unordered interrupt is taken.

6.2.3.4 Interrupt registers

The registers associated with interrupt handling are described in [Table 6-4](#).

Table 6-4. Interrupt registers

Register	Description
Noncritical interrupt registers	
SRR0	Save/restore register 0—Stores the address of the instruction causing the exception or the address of the instruction that will execute after the rfi instruction.
SRR1	Save/restore register 1—Saves machine state on noncritical interrupts and restores machine state after an rfi instruction is executed.
Critical interrupt registers	

Table 6-4. Interrupt registers (continued)

Register	Description
CSRR0	Critical save/restore register 0—On critical interrupts, stores either the address of the instruction causing the exception or the address of the instruction that executes after the rfci .
CSRR1	Critical save/restore register 1—Saves machine state on critical interrupts and restores machine state after an rfci instruction is executed.
Debug interrupt registers	
DSRR0	Debug save/restore register 0—Used to store the address of the instruction that will execute after an rfdi instruction is executed.
DSRR1	Debug save/restore register 1—Stores machine state on debug interrupts and restores machine state after an rfdi instruction is executed.
Machine check interrupts	
MCSRR0	Machine check save/restore register 0—On machine check interrupts, stores either the address of the instruction causing the exception or the address of the instruction that executes after the rfmci instruction.
MCSRR1	Machine check save/restore register 1—Saves machine state on machine check interrupts and restores those values when an rfmci instruction is executed
Syndrome registers	
MCSR	Machine check syndrome register—Saves machine check syndrome information on machine check interrupts.
ESR	Exception syndrome register—Provides a syndrome to differentiate among the different kinds of exceptions that generate the same interrupt type. Upon generation of a specific exception type, the associated bits are set and all other bits are cleared.
SPE interrupt registers	
SPEFSCR	Signal processing and embedded floating-point status and control register—Provides interrupt control and status as well as various condition bits associated with the operations performed by the SPE.
Other interrupt registers	
DEAR	Data exception address register—Contains the address that was referenced by a load, store, or cache management instruction that caused an alignment, data TLB miss, or data storage interrupt.
IVPR IVORs	Together, IVPR[32–47] IVOR _n [48–59] 0b0000 define the address of an interrupt-processing routine.
MSR	Machine state register—Defines the state of the processor. When an interrupt occurs, it is updated to preclude unrecoverable interrupts from occurring during the initial portion of the interrupt handler

Each interrupt has an associated interrupt vector address, obtained by concatenating IVPR[32–47] with the address index in the associated IVOR (that is, IVPR[32–47] || IVOR_n[48–59] || 0b0000). The resulting address is that of the instruction to be executed when that interrupt occurs. IVPR and IVOR values are

indeterminate on reset and must be initialized by the system software using **mtspr**. Table 6-5 lists IVOR registers implemented on the e200z7 core and the associated interrupts.

Table 6-5. Exceptions and conditions

IVOR n	Interrupt type	IVOR n	Interrupt type
None ¹	System reset (not an interrupt)	10	Decrementer
0 ²	Critical input	11	Fixed-interval timer
1	Machine check	12	Watchdog timer
2	Data storage	13	Data TLB error
3	Instruction storage	14	Instruction TLB error
4 ²	External input	15	Debug
5	Alignment	16–31	Reserved
6	Program	32	SPE unavailable
7	Floating-point unavailable	33	SPE data exception
8	System call	34	SPE round exception
9	APU unavailable (not used by this core)		

NOTES:

¹ Vector to $[p_rstbase[0:29]] \parallel 0xFFC$.

² Autovectored external and critical input interrupts use this IVOR. Vectored interrupts supply an interrupt vector offset directly.

6.3 Microarchitecture summary

The e200z7 processor has a ten-stage pipeline with four stages for instruction execution. These stages operate in an overlapped fashion, allowing single clock instruction execution for most instructions.

1. Instruction fetch 0
2. Instruction fetch 1
3. Instruction fetch 2
4. Instruction decode 0
5. Instruction decode 1/register file read/effective address calculation
6. Execute 0/memory access 0
7. Execute 1/memory access 1
8. Execute 2/memory access 2
9. Execute 3
10. Register writeback

The integer execution unit consists of a 32-bit arithmetic unit, a logic unit, a 32-bit barrel shifter, a mask-insertion unit, a condition register manipulation unit, a count-leading-zeros unit, a 32×32 hardware multiplier array, result feed-forward hardware, and support hardware for division.

Most arithmetic and logical operations are executed in a single cycle with the exception of multiply, which is implemented with a pipelined hardware array, and the divide instructions. A count-leading-zeros unit operates in a single clock cycle.

The instruction unit contains a program counter incrementer and a dedicated branch address adder to minimize delays during change-of-flow operations. Sequential prefetching is performed to ensure a supply of instructions into the execution pipeline. Branch target prefetching is performed to accelerate taken branches. Prefetched instructions are placed into an instruction buffer capable of holding six instructions.

Branch target addresses are calculated in parallel with branch instruction decode, resulting in execution time of four clocks for correctly predicted branches. Conditional branches that are not taken execute in a single clock. Branches with successful BTB target prefetching have an effective execution time of one clock if correctly predicted.

Memory load and store operations are provided for byte, half-word, word (32-bit), and double-word data with automatic zero or sign extension of byte and half-word load data as well as optional byte reversal of data. These instructions can be pipelined to allow effective single-cycle throughput. Load and store multiple word instructions allow low-overhead context save and restore operations. The load/store unit (LSU) contains a dedicated effective address adder to optimize effective address generation.

The condition register unit supports the condition register (CR) and condition register operations defined by the architecture. The CR consists of eight 4-bit fields that reflect the results of certain operations generated by instructions such as move, integer and floating-point compare, arithmetic, and logical instructions. The CR also provides a mechanism for testing and branching.

Vectored and autovectored interrupts are supported by the CPU. Vectored interrupt support is provided to allow multiple interrupt sources to have unique interrupt handlers invoked with no software overhead.

The SPE category supports vector instructions operating on 8, 16- and 32-bit integer and fractional data types. The vector and scalar floating-point instructions operate on 32-bit IEEE Std 754™ single-precision floating-point formats, and support single-precision floating-point operations in a pipelined fashion.

The 64-bit GPRs are used for source and destination operands for all vector instructions, and there is a unified storage model for single-precision floating-point data types of 32 bits and the normal integer type. The following low latency fixed-point and floating-point operations are provided:

- Add
- Subtract
- Mixed Add/subtract
- Sum
- Diff
- Min
- Max
- Multiply,
- Multiply-add
- Multiply-sub
- Divide



- Square Root
- Compare
- Conversion

Most operations can be pipelined.

6.3.1 Instruction unit features

The e200z7 instruction unit implements the following:

- 64-bit fetch path that supports fetching of two 32-bit or up to four 16-bit VLE instructions per clock
- Instruction buffer holds up to ten 32-bit instructions
- Dedicated PC incrementer supporting instruction prefetches
- Branch processing unit with dedicated branch address adder and branch target buffer (BTB) supporting single-cycle execution of successfully predicted branches

6.3.2 Integer unit features

The integer unit supports single-cycle execution of most integer instructions:

- 32-bit AU for arithmetic and comparison operations
- 32-bit LU for logical operations
- 32-bit priority encoder for count-leading-zeros function
- 32-bit single-cycle barrel shifter for static shifts and rotates
- 32-bit mask unit for data masking and insertion
- Divider logic for signed and unsigned divide in 4 to 15 clocks with minimized execution timing
- Pipelined 32×32 hardware multiplier array that supports $32 \times 32 \rightarrow 32$ multiply with 3-clock latency, 1-clock throughput

6.3.3 Load/Store Unit (LSU) features

The e200z7 LSU supports load, store, and load multiple/store multiple instructions:

- 32-bit effective address adder for data memory address calculations
- Pipelined operation supports throughput of one load or store operation per cycle
- Dedicated 64-bit interface to memory supports saving and restoring of up to 2 registers per cycle for load multiple and store multiple word instructions

6.3.4 L1 cache features

The features of the cache are as follows:

- Separate 16 KB, 4-way set-associative instruction and data caches
- Copy-back and write-through support
- Eight-entry store buffer



- Push buffer
- Line-fill buffers with critical double-word forwarding for both data loads and instruction fetches
- 32-bit address bus plus attributes and control
- Separate unidirectional 64-bit read and 64-bit write data buses
- Cache line locking
- Data cache locking control instructions—Data Cache Block Touch and Lock Set (**dcbtls**), Data Cache Block Touch for Store and Lock Set (**dcbstls**), and Data Cache Block Lock Clear (**dcblc**)
- Instruction cache locking control instructions—Instruction Cache Block Touch and Lock Set (**icbtls**) and Instruction Cache Block Lock Clear (**icblc**)
- Way allocation
- Write allocation policies
- Tag and data parity
- Hardware cache coherency support for the data cache
- Supports multibit EDC for the instruction cache
- Correction/auto-invalidation capability for the instruction and data caches
- e200z7-specific L1 cache flush and invalidate registers (L1FINV0 and L1FINV1) support software-based flush and invalidation control on a set and way basis.

6.3.5 Memory Management Unit (MMU) features

The MMU is an implementation of the embedded MMU category of the Power ISA, with the following feature set:

- 32-bit effective-to-real address translation
- 8-bit process identifier (PID)
- 64-entry, fully associative TLB
- Support for multiple page sizes (1 KB to 4 GB)
- Software managed by **tlbre**, **tlbwe**, **tlbsx**, **tlbsync**, and **tlbivax** instructions
- Entry flush protection
- Byte ordering (endianness) configurable on a per-page basis

6.3.6 System bus (core complex interface) features

The features of the core complex interface are as follows:

- Independent instruction and data buses
- Advanced microcontroller bus architecture (AMBA) and advanced high-performance bus (AHB2.v6)-Lite protocol
- 32-bit address bus plus attributes and control on each bus
- Instruction interface supports read transfers of 16, 32, and 64 bits.
- Data interface has separate unidirectional 64-bit read data bus and 64-bit write data bus.

- Both the instruction and data interface buses support misaligned transfers, true big- and little-endian operating modes, and operates in a pipelined fashion.

6.3.7 Nexus 3+ module features

The Nexus 3+ module provides real-time development capabilities for e200z7 processors in compliance with the IEEE-ISTO 5001™-2008 standard. This module provides development support capabilities without requiring the use of address and data pins for internal visibility. The '3+' suffix indicates that some Nexus Class 4 features are implemented.

A portion of the pin interface (the JTAG port) is shared with the OnCE/Nexus 1 unit. The IEEE-ISTO 5001-2008 standard defines an extensible auxiliary port, which is used in conjunction with the JTAG port in e200z7 processors.

Chapter 7

General-Purpose Static RAM (SRAM)

7.1 Introduction

Microcontrollers in the PXS30 family provide as much as 512 KB general-purpose SRAM with the following features:

- SRAM can be read/written from any bus master
- Byte, halfword, word, and doubleword addressable
- Single-bit correction and double-bit error detection

7.2 SRAM Controller (SRAMC)

7.2.1 Overview

- Duplicated SRAM controller (including ECC logic) to guarantee highest possible diagnostic coverage
- Configurable support for 0 WS and 1 WS for single read and burst read accesses
- Selective insertion of WS based on XBAR logical master ID in Decoupled Parallel Mode (DPM)
- Support for 32-byte bursts with a read burst support pattern of
 - 2-1-1-1 @ 90 MHz at 1 WS
- ECC protection extended to SRAM array address lines
- One bit error correction and two bit error detection on a 64-bit boundary
- 64-bit wide (net data width) interface to the SRAM array
- Support for the total SRAM size in LSM mode (max address)

7.2.2 ECC on SRAM array address lines

The SRAMC calculates an 8-bit ECC over the data and address lines required to address the implemented SRAM memory space.

7.2.3 System integration

The two instantiations of the SRAM Controller are referred to as SRAMC_0 and SRAMC_1. Both instantiations are identical but they differ slightly in Lock Step Mode (LSM) or Decoupled Parallel Mode (DPM). Both SRAM Arrays shown in [Figure 7-1](#) and [Figure 7-2](#) are built out of several smaller SRAM cuts.

7.2.3.1 Lock Step Mode (LSM)

[Figure 7-1](#) shows the SRAM Array integration in Lock Step Mode (LSM). The two SRAM Arrays shown in [Figure 7-1](#) are memory mapped sequentially without gaps. Depending on the SRAM size implemented

in each array, ADD Dec_0 and ADD Dec_1 need to decode different addresses lines to achieve a contiguous mapping of both SRAM arrays in the PXS30 memory map.

In Lock Step Mode (LSM), SRAM accesses are received by both SRAM controllers simultaneously. Both SRAMC need to be configured to accept accesses to the whole device SRAM range (max address set to total SRAM size). SRAMC_0 forwards the access to ADD Dec_0 and SRAM Array 0. SRAMC_1 forwards the access to ADD Dec_1 and SRAM Array 1. Depending on the address (access to the lower half of the implemented total SRAM on a device or to the upper half), either SRAM Array 0 is activated by ADD Dec_0 or SRAM Array 1 by ADD Dec_1. SRAM Array 0 and SRAM Array 1 shall never be activated (by asserting CS_0 and CS_1) at the same time. The activation signals (CS_0 and CS_1) generated from both ADD Decoders also need to be send to the RC Checker for comparison.

Both ADD Decoders also need to generate the mux select signals for the two read mux RM_0 and RM_1 to ensure proper read data routing back to both SRAMC.




Figure 7-1. SRAM Integration in Lock Step Mode (LSM)

Table 7-1, Table 7-2 and Table 7-3 define the address ranges that both instantiations of the address decoder (ADD Dec_0 and ADD Dec_1) need to decode for the different PXS30 microcontrollers. The tables as well as Figure 7-1 assume active high logic, however that shall not limit the selection of the active signal levels chosen for the implemented logic.

NOTE

The described SRAM architecture does NOT implement any automated RAM content duplication distributed to the two arrays. Accesses to the lower half of the implemented total SRAM on the device are routed to SRAM Array 0 and accesses to the upper half of the implemented total SRAM on the device are routed to the SRAM Array 1.

Table 7-1. Address decoder details for PXS3010

Start Address (offset)	Stop Address (offset)	Size [KB]	ADD Dec_0 ADD Dec_1	
			CS_0	CS_1
0x0_0000	0x1_FFFF	128	1	0
0x2_0000	0x3_FFFF	128	0	1

Table 7-2. Address decoder details for PXS3015

Start Address (offset)	Stop Address (offset)	Size [KB]	ADD Dec_0 ADD Dec_1	
			CS_0	CS_1
0x0_0000	0x3_FFFF	256	1	0
0x4_0000	0x7_FFFF	256	0	1

Table 7-3. Address decoder details for PXS3020

Start Address (offset)	Stop Address (offset)	Size [KB]	ADD Dec_0 ADD Dec_1	
			CS_0	CS_1
0x0_0000	0x3_FFFF	256	1	0
0x4_0000	0x7_FFFF	256	0	1

7.2.3.2 Decoupled Parallel Mode (DPM)

Figure 7-2 shows the SRAM Array integration in Decoupled Parallel Mode (DPM). The two SRAM Arrays shown in Figure 7-2 are completely decoupled and are mapped at different (non contiguous) address locations within the memory map. For more details please see Chapter 2, Memory Maps.

In contrast to the Lock Step Mode (LSM) shown in Figure 7-1 in Decoupled Parallel Mode (DPM) no additional address decoders are required. In Decoupled Parallel Mode (DPM), the ADD Dec_0 and ADD Dec_1 are bypassed such that the SRAMC directly controls the SRAM Array. The select input of the read mux RM_0 and RM_1 is fixed to a static state to only forward the read data from Array 0 to SRAMC_0 and the read data from SRAM Array 1 to SRAMC_1. The RCCU SRAMC is disabled in DPM.

Both SRAMC need to be configured to accept accesses to half of the whole device SRAM range (max address set to half of the total SRAM size).




Figure 7-2. SRAM integration in Decoupled Parallel Mode (DPM)

7.3 SRAM operating mode

The SRAM has only one operating mode, the Normal mode, which allows reads and writes of the SRAM. No stand-by mode is available.

7.4 Registers

The internal SRAM has no registers. Registers for the SRAM ECC are located in the ECSCM.

7.5 SRAM ECC mechanism

The SRAM ECC detects the following conditions and produces the following results:

- Detects and corrects all 1-bit errors
- Detects and flags all 2-bit errors as non-correctable errors
- Detects 72-bit reads (64-bit data bus plus the 8-bit ECC) that return all 0s or all 1s, asserts an error indicator on the bus cycle, and sets the error flag

The inclusion of address bits in the ECC algorithm offers greater coverage, specifically in the detection three or more bit flips.

Internal SRAM write operations are performed on the following byte boundaries:

- 1 byte (0:7 bits)
- 2 bytes (0:15 bits)
- 4 bytes or 1 word (0:31 bits)
- 8 bytes or 2 words (0:63 bits)

On any write, the most significant 29 address bits are calculated as part of the ECC.

If the entire 64 data bits are written to SRAM, no read operation is performed and the ECC is calculated across the 64-bit data bus. The 8-bit combination of address and data ECC is appended to the data segment and written to SRAM.

If the write operation is less than the entire 64-bit data width (1-, 2-, or 4-byte segment), the following occurs:

1. The ECC mechanism checks the entire 64-bit data bus for errors, detecting and either correcting or flagging errors.
2. The write data bytes (1-, 2-, or 4-byte segment) are merged with the corrected 64 bits on the data bus.
3. The ECC is then calculated on the resulting 64 bits formed in the previous step and combined with the address ECC.
4. The 8-bit ECC result is appended to the 64 bits from the data bus, and the 72-bit value is then written to SRAM.

7.5.1 Access timing

The system bus is a two-stage pipelined bus, which makes the timing of any access dependent on the access during the previous clock. [Table 7-4](#) lists the various combinations of read and write operations to SRAM and the number of wait states used for the each operation. The table columns contain the following information:

Current operation	Lists the type of SRAM operation executing currently
Previous operation	Lists the valid types of SRAM operations that can precede the current SRAM operation (valid operation during the preceding clock)

Wait states

Lists the number of wait states (bus clocks) the operation requires, which depends on the combination of the current and previous operation

Table 7-4. Number of Wait States Required for SRAM Operations

	Current Operation	Previous Operation	Number of Wait States Required
Read Operation	Read	Idle	1
		Pipelined read	
		8-, 16-, or 32-bit write	0 (read from the same address)
			1 (read from a different address)
	Pipelined read	Read	0
Write Operation	8-, or 16-bit write	Idle	1
		Read	
		Pipelined 8-, or 16-bit write	2
		32-bit write	
		8-, or 16-bit write	0 (write to the same address)
	Pipelined 8-, 16-, or 32-bit write	8-, 16-, or 32-bit write	0
	32-bit write	Idle	1
		32-bit write	
		Read	
	64-bit write	Idle	0
		64-bit write	
Read			

7.5.2 Reset effects on SRAM accesses

Asynchronous reset can possibly corrupt RAM if it is asserted during a read or write operation to SRAM. The completion of that access depends on the cycle at which the reset occurs. Data read from or written to SRAM before the reset event occurred is retained, and no other address locations are accessed or changed. In case of no access ongoing when reset occurs, the RAM corruption does not happen.

If an initialization procedure is needed that does not require RAM initialization, synchronous reset (software reset) should be used.

7.6 Functional description

ECC checks are performed during the read portion of an SRAM ECC read/write (R/W) operation, and ECC calculations are performed during the write portion of a read/write (R/W) operation. Because the ECC bits can contain random data after the device is powered on, the SRAM must be initialized by

executing 64-bit write operations prior any read accesses. This is also true for implicit read accesses caused by any write accesses of less than 64-bit as discussed in [Section 7.5, SRAM ECC mechanism](#).

7.7 Initialization and application information

To use the SRAM after power on, all the bits of the SRAM must be initialized using a 64-bit write. If a non-64-bit write access is done after power on, it generates an ECC error because such an access implicitly does an ECC check on uninitialized locations.

NOTE

SRAM *must* be initialized, even if the application does not use ECC reporting.

Chapter 8

Flash Memory

8.1 Introduction

A flash memory module is a nonvolatile memory device consisting of blocks (called also sectors) of storage elements, an electrical means for selectively adding (programming) and removing (erasing) charge from these elements, and a means of selectively sensing (reading) the charge stored in these elements. The primary function of the flash memory module is to serve as electrically programmable and erasable nonvolatile memory (NVM). Nonvolatile memory can be used for instruction and/or data storage.

The PXS30 implements three flash memory modules: two code flash memory modules (CFM0 and CFM1) and one data flash memory module (DFM0). The code flash memory modules are used primarily for code storage, while the data flash memory module is intended for storage of nonvolatile data or emulation. Read-While-Write (RWW) is supported between different flash memory modules, but not within a flash memory module.

Each flash memory module is arranged as two functional units: the flash memory core and the memory interface.

The flash memory core is composed of arrayed nonvolatile storage elements, sense amplifiers, row decoders, column decoders, and charge pumps. The arrayed storage elements in the flash memory core are sub-divided into physically separate units referred to as blocks (or sectors).

The flash memory core is organized including Error Correction Code (ECC) circuitry. ECC circuitry provides correction of single-bit faults and is used to achieve automotive reliability targets. Some units will experience single-bit corrections throughout the life of the product with no impact to product reliability.

The memory interface contains the registers and logic that control the operation of the flash memory core. The memory interface is also the interface between the flash memory module and the flash memory controller, also called the Bus Interface Unit (BIU).

The flash memory controller connects the flash memory modules to the system bus via the XBAR, and contains all system level customization required for the device.

Each code flash memory module supports memory sector sizes ranging from 16 KB to 128 KB of user memory, plus 16 KB of test memory. A portion of test memory is One-Time Programmable (OTP) by the user. An extra 16 KB sector is available as shadow space.

The data flash memory module supports memory sizes of 4×16 KB of user memory, plus 8 KB of test memory. The data flash memory module supports just one user address space: Low Address Space (LAS). Only one block size is available to the user in the data flash memory core: 16 KB. 8 KB is reserved for test flash memory.

The flash memory modules are divided into blocks to implement independent program/erase protection. A software mechanism is provided to independently lock/unlock each block in low, mid, and high address space against program and erase.




Figure 8-1. Flash memory subsystem architecture

8.1.1 Features

The flash memory subsystem has these major features:

- Features common to code flash memory and data flash memory
 - Support for a 32-bit data bus for CPU loads and DMA access. Byte, halfword, word, and doubleword reads are supported. Only aligned word and doubleword writes are supported.
 - Configurable read buffering and line prefetch support. Prefetch controller are used to support single-cycle read responses for hits in the buffers.
 - Erase of selected block(s)
 - Erase suspend supported
 - ECC with single-bit correction, single-bit detection, and double-bit detection
 - Configurable wait states allow use in a wide range of system frequencies
 - Embedded hardware program and erase algorithm
 - Configurable wait states allow use in a wide range of system frequencies
 - Shadow information stored in nonvolatile shadow sector
 - Independent program/erase of the shadow block
 - Software programmable block program/erase restriction control for low, mid, and high address spaces
 - Hardware and software configurable read and write access protections on a per-master basis
 - Memory mapped test sector for direct access to device-specific data and calibration information
 - Hardware and software configurable read and write access protections on a per-master basis
- Code flash memory
 - Support for a 64-bit data bus for instruction fetch
 - Read page size of 128 bits (low-address space) and 256 bits (for mid/high-address space)
 - Read-while-write between different banks
 - Memory mapped test flash memory sector for direct access to device-specific data and calibration information
- Data flash memory
 - Multiple-mapping support and mapping-based block access timing (0–31 additional cycles) allowing use for emulation of other memory types

8.1.2 Modes of operation

8.1.2.1 Flash memory user mode

User mode is the default operating mode of the flash memory modules. In this mode, it is possible to read, write, program, and erase memory within the flash memory module.

8.1.2.2 User test mode

User Test mode is a procedure to check the integrity of the flash memory module. For more information, see [Section 8.3.2, User test mode](#).

8.2 Memory map and registers

8.2.1 Module memory map

[Table 8-1](#) lists the base addresses of the flash memory modules. For the modules listed in [Table 8-1](#), the base address is independent of the device mode (LSM or DPM). The two flash memory controllers shown in [Figure 8-36](#) are configured via three registers of the Code Flash Module 0 (CFM0).

Table 8-1. Flash memory related modules base addresses

Mode	Module	FLASH_BASE address
Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM)	Code Flash Module 0 (CFM0)	0xC3F8_8000
	Data Flash Module 0 (DFM0)	0xC3F8_C000
	Code Flash Module 1 (CFM1)	0xC3FB_0000

[Table 8-2](#) shows the sectorization of the flash memory modules.

Table 8-2. Flash memory multi module sectorization

FLASH_SEC_BASE addresses	Flash Memory Usage	Address Space Range	Flash Memory		Block Size	Data Bus Width for Reads	
			Module	Sector			
0x0000_0000	Code Flash	Low Address Space	CFM0 ¹	B0F0	16 KB	128	
0x0000_4000				B0F1	16 KB	128	
0x0000_8000				B0F2	32 KB	128	
0x0001_0000				B0F3	32 KB	128	
0x0001_8000				B0F4	16 KB	128	
0x0001_C000				B0F5	16 KB	128	
0x0002_0000				B0F6	64 KB	128	
0x0003_0000				B0F7	64 KB	128	
0x0004_0000			CFM1 ²	B0F0	16 KB	128	
0x0004_4000				B0F1	16 KB	128	
0x0004_8000				B0F2	32 KB	128	
0x0005_0000				B0F3	32 KB	128	
0x0005_8000				B0F4	16 KB	128	
0x0005_C000				B0F5	16 KB	128	
0x0006_0000				B0F6	64 KB	128	
0x0007_0000				B0F7	64 KB	128	
0x0008_0000			Mid Address Space ³	CFM0 ² and CFM1 ³	2 x B0F8	2 x 128 KB	256
0x000C_0000					2 x B0F9	2 x 128 KB	256
0x0010_0000			High Address Space ³	CFM0 ² and CFM1 ³	2 x B0F A	2 x 128 KB	256
0x0014_0000					2 x B0F B	2 x 128 KB	256
0x0018_0000	2 x B0F C	2 x 128 KB			256		
0x001C_0000	2 x B0F D	2 x 128 KB			256		
0x0020_0000	Shadow	CFM0 ²	B0SH	16 KB	128		
0x0020_4000	Reserved	—	—	496 KB	—		
0x0028_0000	Shadow	CFM1 ³	B1SH	16 KB	128		
0x0028_4000	Reserved	—	—	1520 KB	—		
0x0040_0000	Test	CFM0 ²	B0TF	16 KB	128		
0x0040_4000	Reserved	—	—	496 KB	—		
0x0048_0000	Test	CFM1 ³	B1TF	16 KB	128		
0x0048_4000	Reserved	—	—	3568 KB	—		

Table 8-2. Flash memory multi module sectorization (continued)

FLASH_SEC_BASE addresses	Flash Memory Usage	Address Space Range	Flash Memory		Block Size	Data Bus Width for Reads
			Module	Sector		
0x0080_0000	Data Flash	Low Address Space	DFM0 ⁴	B0F0	16 KB	32
0x0080_4000				B0F1	16 KB	32
0x0080_8000				B0F2	16 KB	32
0x0080_C000				B0F3	16 KB	32
0x0081_0000		Reserved		—	4032 KB	—
0x00C0_0000		Reserved		—	4088 KB	—
0x00C0_2000		Test	DFM0 ⁴	B0TF	8 KB	32

NOTES:

¹ Code Flash Module 0.

² Code Flash Module 1.

³ The first (lower addresses) 16 bytes (128 bits) of every 32-byte aligned range are stored in CFM0 and the last 16 bytes (128 bits) are stored in CFM1.

⁴ Data Flash Module 0.

8.2.2 Register overview

The flash memory user register mapping is shown in [Table 8-3](#). An “X” in the code flash memory or data flash memory columns (CFM0, CFM1, and DFM0, respectively) indicates that the register is available in that module. A dash indicates that the corresponding register is not available in the corresponding flash memory module.

Table 8-3. Flash memory user registers

Offset from FLASH_BASE ¹	Register	CFM0 ²	CFM1 ³	DFM0 ⁴	Location
0x0000	Module Configuration Register (MCR)	X	X	X	on page 8-8
0x0004	Low/Mid Address Space Block Locking Register (LML)	X	X	X	on page 8-13
0x0008	High Address Space Block Locking Register (HBL)	X	X	— ⁵	on page 8-15
0x000C	Secondary Low/Mid Address Space Block Lock Register (SLL)	X	X	X	on page 8-15
0x0010	Low/Mid Address Space Block Select Register (LMS)	X	X	X	on page 8-17
0x0014	High Address Space Block Select Register (HBS)	X	X	— ⁵	on page 8-19
0x0018	Address Register (ADR)	X	X	X	on page 8-20
0x001C	Platform Flash Configuration Register 0 (PFCR0)	X ⁶	— ⁶	— ⁶	on page 8-22

Table 8-3. Flash memory user registers (continued)

Offset from FLASH_BASE ¹	Register	CFM0 ²	CFM1 ³	DFM0 ⁴	Location
0x0020	Platform Flash Configuration Register 1 (PFCR1)	X ⁶	— ⁶	— ⁶	on page 8-27
0x0024	Platform Flash Access Protection Register (PFAPR)	X ⁶	— ⁶	— ⁶	on page 8-30
0x0028–0x0038	Reserved				
0x003C	User Test Register 0 (UT0)	X	X	X	on page 8-31
0x0040	User Test Register 1 (UT1)	X	X	X	on page 8-34
0x0044	User Test Register 2 (UT2)	X	X	— ⁶	on page 8-35
0x0048	User Multiple Input Signature Register 0 (UMISR0)	X	X	X	on page 8-35
0x004C	User Multiple Input Signature Register 1 (UMISR1)	X	X	X	on page 8-36
0x0050	User Multiple Input Signature Register 2 (UMISR2)	X	X	— ⁶	on page 8-38
0x0054	User Multiple Input Signature Register 3 (UMISR3)	X	X	— ⁶	on page 8-38
0x0058	User Multiple Input Signature Register 4 (UMISR4)	X	X	— ⁶	on page 8-39
0x005C–0x3FFF	Reserved				

NOTES:

¹ See Table 8-1 for FLASH_BASE value.

² Code Flash Module 0.

³ Code Flash Module 1.

⁴ Data Flash Module 0.

⁵ This address is reserved.

⁶ The configuration of this register is always applied to both flash memory controllers in order to allow them to work in a lock-step configuration independent of whether the device is operating in LSM or DPM.

Whenever MCR[DONE] or UT0[AID] are low, the flash memory user registers are not accessible. Reads return indeterminate data, and writes have no effect.

In the following, some nonvolatile registers are described. Please notice that such entities are not flip-flops, but locations of test flash memory sector with a special meaning.

During the flash memory initialization phase, the Flash Program/Erase Controller (FPEC) reads these nonvolatile registers and updates their related volatile registers. When the FPEC detects ECC double-bit errors in these special locations, it behaves in the following way:

- In case of failing system locations (configurations, redundancy, etc.), the initialization phase is interrupted and a fatal error is flagged.



- In case of failing user locations (protections, etc.), the volatile registers are filled with all ‘1’s and the flash memory initialization ends, setting the MCR[PEG] bit low.

8.2.3 Register descriptions

The flash memory user registers represent the communication interface between the host CPU and the Flash Program/Erase Controller (FPEC). Some register bits (command bits) are read/write for the CPU and read-only for the FPEC. Some other register bits (status bits) are read/write for the FPEC and read-only for the CPU.

8.2.3.1 Module Configuration Register (MCR)

The Module Configuration Register (MCR) enables and monitors all the modify operations for each flash memory module. The structure of the MCR is similar for code and data flash memory, but has different reset values to reflect the different sizes of the memory space. The MCR is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EDC	0	0	0	0	SIZE 2	SIZE 1	SIZE 0	0	LAS 2	LAS 1	LAS 0	0	MAS 2	MAS 1	MAS 0
W	w1c															
Reset	0	0	0	0	0	0	1	1	0	1	1	1	0	— ¹	— ¹	— ¹
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EER	RWE	0	0	PEA S	DON E	PEG	0	0	0	0	PGM	PSU S	ERS	ESU S	EHV
W	w1c	w1c														
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 8-2. Module Configuration Register (MCR)

NOTES:

¹ Varies depending on flash memory module. See MAS field description.

Table 8-4. MCR field description

Field	Description
EDC	<p>ECC Data Correction</p> <p>The EDC bit provides information on previous reads. When an ECC single-bit error detection and correction occurs, the EDC bit is set to 1. This bit must then be cleared, or a reset must occur before this bit returns to a 0 state.</p> <p>In the event of an ECC double-bit error detection, this bit is not set.</p> <p>If EDC is not set or remains 0, it indicates that all previous reads (from the last reset or clearing of EDC) were not corrected through ECC.</p> <p>Since this bit is an error flag, it must be cleared to 0 by writing 1 to the register location. A write of 0 has no effect. This bit cannot be set by the user.</p> <p>EDC bit functionality is enabled or disabled by the UT0[SBCE] bit.</p> <p>0 Reads are occurring normally. 1 An ECC single-bit error occurred and was corrected during a previous read.</p> <p>Note: An ECC event does not mean device failure; the chip still is functional. Parts with single-bit ECC corrections are fully functional.</p>
SIZE[2:0]	<p>Array Space SIZE 2–0</p> <p>The value of the SIZE field depends on the size of the flash memory module.</p> <p>000 128 KB 001 256 KB 010 512 KB 011 1056 KB (the value for the PXS30 devices in the code flash memory modules) 100 1536 KB 101 2048 KB 110 64 KB (the value for the PXS30 devices in the data flash memory modules) 111 Reserved</p>
LAS[2:0]	<p>Low Address Space 2–0</p> <p>The value of the LAS field corresponds to the configuration of the Low Address Space.</p> <p>000 0 KB 001 2 × 128 KB (256 KB) 010 32 KB + (2 × 16 KB) + (2 × 32 KB) + 128 KB (256 KB) 011 Reserved 100 Reserved 101 Reserved 110 4 × 16 KB (64 KB, the value for the PXS30 device in the data flash memory module) 111 (2 × 16 KB) + (2 × 32 KB) + (2 × 16 KB) + (2 × 64 KB) (256 KB, the value for the PXS30 device in the code flash memory modules)</p>
MAS[2:0]	<p>Mid Address Space</p> <p>The value of the MAS field corresponds to the configuration of the Mid Address Space.</p> <p>000 2 × 128 KB (256 KB, the value for the PXS30 device in the code flash memory modules) 111 MID block not present (the value for the PXS30 device in the data flash memory module) All other values are reserved.</p>

Table 8-4. MCR field description (continued)

Field	Description
EER	<p>ECC Event Error</p> <p>The EER bit provides information on previous reads. If an ECC double-bit error detection occurs, the EER bit is set to 1.</p> <p>This bit must then be cleared or a reset must occur before this bit can return to a 0 state.</p> <p>In the event of an ECC single-bit error detection and correction, this bit is not set.</p> <p>If EER is not set or remains 0, it indicates that all previous reads (from the last reset, or clearing of EER) were correct.</p> <p>Since this bit is an error flag, it must be cleared to 0 by writing 1 to the register location. Writing 0 has no effect. This bit cannot be set by the user.</p> <p>0 Reads are occurring normally. 1 An ECC double-bit error occurred during a previous read.</p>
RWE	<p>Read-While-Write Event Error</p> <p>The RWE bit provides information on previous reads when a modify operation is ongoing. If a RWW Error occurs, the RWE bit is set to 1. Read-While-Write Error means that a read access to the flash memory module has occurred while the FPEC was performing a program or erase operation or an array integrity check.</p> <p>This bit must then be cleared or a reset must occur before this bit can return to a 0 state.</p> <p>If RWE is not set, or remains 0, it indicates that all previous RWW reads (from the last reset, or clearing of RWE) were correct.</p> <p>Since this bit is an error flag, it must be cleared to 0 by writing 1 to the register location. A write of 0 has no effect. This bit cannot be set by the user.</p> <p>0 Reads are occurring normally. 1 A RWW Error occurred during a previous read.</p>
PEAS	<p>Program/Erase Access Space</p> <p>The PEAS bit indicates which space is valid for program and erase operations: main array space or shadow/test space.</p> <p>PEAS = 0 indicates that the main address space is active for all flash memory module program and erase operations.</p> <p>PEAS = 1 indicates that the test or shadow address space is active for program and erase.</p> <p>The value in PEAS is captured and held with the first interlock write done for modify operations. The value of PEAS is retained between sampling events (that is, subsequent first interlock writes).</p> <p>0 Shadow/Test address space is disabled for program/erase and main address space enabled. 1 Shadow/Test address space is enabled for program/erase and main address space disabled.</p>
DONE	<p>Modify operation done</p> <p>The DONE bit indicates if the flash memory module is performing a high voltage operation. DONE is set to 1 on termination of the flash memory module reset.</p> <p>DONE is set to 1 in the following cases:</p> <ul style="list-style-type: none"> • At the end of program and erase high voltage sequences • After a 1-to-0 transition of EHV within t_{PABT} or t_{EABT}, equal to P/E abort latency, which terminates a high voltage program/erase operation. • After a 0-to-1 transition of ESUS within t_{ESUS}, time equal to erase suspend latency, which suspends an erase operation. <p>DONE is cleared to 0 just after a 0-to-1 transition of EHV, which initiates a high voltage operation, or after resuming a suspended operation.</p> <p>0 Flash memory is executing a high voltage operation. 1 Flash memory is not executing a high voltage operation.</p>

Table 8-4. MCR field description (continued)

Field	Description
PEG	<p>Program/erase good</p> <p>The PEG bit indicates the completion status of the last flash memory program, erase, array integrity check, or MM sequence for which high voltage operations were initiated. The value of PEG is updated automatically during the program, erase, array integrity check, or MM high voltage operations.</p> <p>Aborting a program/erase/array integrity check/MM high voltage operation causes PEG to be cleared to 0, indicating the sequence failed.</p> <p>PEG is set to 1 when the flash memory module is reset, unless a flash memory initialization error has been detected.</p> <p>The value of PEG is valid only when PGM = 1 and/or ERS = 1 and after DONE transitions from 0 to 1 due to an abort or the completion of a program/erase/array integrity check/MM operation. PEG is valid until PGM/ERS makes a 1-to-0 transition or EHV makes a 0-to-1 transition.</p> <p>The value in PEG is not valid after a 0-to-1 transition of DONE caused by ESUS being set to logic 1. If Program or erase is attempted on blocks that are locked, the response is PEG = 1, indicating that the operation was successful, and the contents of the block were properly protected from the Program or erase operation.</p> <p>If a Program operation tries to program to '1' bits that are at '0', the program operation is correctly executed on the new bits to be programmed at '0', but PEG is cleared, indicating that the requested operation has failed.</p> <p>In array integrity check or MM, PEG is set to 1 when the operation is completed, regardless the occurrence of any error. The presence of errors can be detected only comparing checksum value stored in UMIRS0–1.</p> <p>0 Program or erase, operation failed or aborted. 1 Program or erase operation successful. 0 Array integrity check or MM aborted. 1 Array integrity check or MM operation successfully concluded, with or without checksum errors.</p>
PGM	<p>Program</p> <p>The PGM bit sets up the flash memory module for a program operation.</p> <p>A 0-to-1 transition of PGM initiates a program sequence.</p> <p>A 1-to-0 transition of PGM ends the program sequence.</p> <p>PGM can be set only under User mode Read (ERS is low and UT0[AIE] is low). PGM can be cleared by the user only when EHV is low and DONE is high. PGM is cleared on reset.</p> <p>0 Flash memory is not executing a program sequence. 1 Flash memory is executing a program sequence.</p>
PSUS	<p>Program Suspend</p> <p>PSUS indicates whether the flash memory module is in program suspend or in the process of entering a suspended state. The module is in program suspend when PSUS = 1 and DONE = 1. PSUS can be set only when PGM and EHV are set. A 0-to-1 transition of PSUS starts the sequence that sets DONE, and places the flash memory module in program suspend. The module enters suspend within t_{PSUS} of this transition.</p> <p>PSUS can be cleared only when DONE and EHV are set. A 1-to-0 transition of PSUS with EHV = 1 starts the sequence that clears DONE and returns the flash memory module to program. The module cannot exit program suspend and clear DONE while EHV is low. PSUS is cleared on reset.</p> <p>0 Program sequence is not suspended. 1 Program sequence is suspended.</p>

Table 8-4. MCR field description (continued)

Field	Description
ERS	<p>Erase</p> <p>ERS sets up the flash memory module for an erase operation.</p> <p>A 0-to-1 transition of ERS initiates an erase sequence.</p> <p>A 1-to-0 transition of ERS ends the erase sequence.</p> <p>ERS can be set only under User mode Read (PGM is low and UT0[AIE] is low). ERS can be cleared by the user only when ESUS and EHV are low and DONE is high. ERS is cleared on reset.</p> <p>0 Flash memory is not executing an erase sequence.</p> <p>1 Flash memory is executing an erase sequence.</p>
ESUS	<p>Erase Suspend</p> <p>The ESUS bit indicates that the flash memory module is in erase suspend or in the process of entering a Suspend state. The flash memory module is in erase suspend when ESUS = 1 and DONE = 1.</p> <p>ESUS can be set high only when ERS = 1 and EHV = 1, and PGM = 0.</p> <p>A 0-to-1 transition of ESUS starts the sequence that sets DONE and places the flash memory in erase suspend. The flash memory module enters Suspend within t_{ESUS} of this transition.</p> <p>ESUS can be cleared only when DONE = 1 and EHV = 1, and PGM = 0.</p> <p>A 1-to-0 transition of ESUS with EHV = 1 starts the sequence that clears DONE and returns the module to erase.</p> <p>The flash memory module cannot exit erase suspend and clear DONE while EHV is low.</p> <p>ESUS is cleared on reset.</p> <p>0 Erase sequence is not suspended.</p> <p>1 Erase sequence is suspended.</p>
EHV	<p>Enable High Voltage</p> <p>The EHV bit enables the flash memory module for a high voltage program/erase operation. EHV is cleared on reset.</p> <p>EHV must be set after an interlock write to start a program/erase sequence. EHV may be set under one of the following conditions:</p> <ul style="list-style-type: none"> • Erase (MCR[ERS] = 1, MCR[ESUS] = 0, UT0[AIE] = 0) • Program (MCR[ERS] = 0, MCR[ESUS] = 0, MCR[PGM] = 1, UT0[AIE] = 0) <p>Just after a 0-to-1 transition, which starts high voltage P/E operation, MCR[DONE] is cleared.</p> <p>In normal operation, a 1-to-0 transition of EHV with MCR[DONE] high and MCR[ESUS] low terminates the current program/erase high voltage operation.</p> <p>When an operation is terminated, there is a 1-to-0 transition of EHV with MCR[DONE] low and the eventual Suspend bit low. A termination causes the value of PEG to be cleared, indicating a failing program/erase; address locations being operated on by the terminated operation contain indeterminate data after a termination. A suspended operation cannot be terminated. Terminating a high voltage operation leaves the flash memory module addresses in an indeterminate data state. This may be recovered by executing an erase on the affected blocks.</p> <p>EHV may be written during Suspend. EHV must be high to exit Suspend. EHV may not be written after MCR[ESUS] is set and before MCR[DONE] transitions high. EHV may not be cleared after MCR[ESUS] is cleared and before MCR[DONE] transitions low.</p> <p>0 Flash memory is not enabled to perform a high voltage operation.</p> <p>1 Flash memory is enabled to perform a high voltage operation.</p>

A number of MCR bits are protected against write when another bit, or set of bits, is in a specific state. These write locks are covered on a bit-by-bit basis in the preceding description, but those locks do not consider the effects of trying to write two or more bits simultaneously. The flash memory module does not allow the user to write bits simultaneously, which would put the device into an illegal state. This is

implemented through a priority mechanism among the bits. The bit changing priorities are detailed in Table 8-5.

Table 8-5. MCR Bits Set/Clear Priority Levels

Priority Level	MCR Bits
1	ERS
2	PGM
3	EHV
4	ESUS

If the user attempts to write two or more MCR bits simultaneously, only the bit with the lowest priority level is written.

8.2.3.2 Low/Mid Address Space Block Locking Register (LML)

The Low/Mid Address Space Block Locking Register (LML) provides a means to protect blocks from being modified. These bits, along with bits in the SLL register, determine if the block is locked from program or erase. An “OR” of LML and SLL determine the final lock status. LML is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LME	0	0	0	0	0	0	0	0	0	0	TSL	0	0	MLK	MLK
W												K			1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LLK7	LLK6	LLK5	LLK4	LLK3	LLK2	LLK1	LLK0
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Figure 8-3. Low/Mid Address Space Block Locking Register (LML)—Code flash memory modules

Address: Base + 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LME	0	0	0	0	0	0	0	0	0	0	TSL	0	0	0	0
W												K				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	LLK3	LLK2	LLK1	LLK0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 8-4. Low/Mid Address Space Block Locking Register (LML)—Data flash memory module

Table 8-6. LML field description

Field	Description
LME	<p>Low/Mid Address Space Block Enable</p> <p>The LME bit enables the Lock registers (TSLK and LLK[3:0]) to be set or cleared by register writes. This bit is a status bit only. The method to set this bit is to write a password, and if the password matches, the LME bit is set to reflect the status of enabled, and is enabled until a reset operation occurs. For LME, the password 0xA1A1_1111 must be written to the LML register.</p> <p>0 Low Address Locks are disabled. TSLK and LLK[3:0] cannot be written. 1 Low Address Locks are enabled. TSLK and LLK[3:0] can be written.</p>
TSLK	<p>Test Address Space Block Lock</p> <p>The TSLK bit locks the block of Test Address Space from program and erase (erase is any case forbidden for Test block).</p> <p>A value of 1 in the TSLK register signifies that the Test block is locked for program and erase. A value of 0 in the TSLK register signifies that the Test block is available to receive program and erase pulses.</p> <p>The TSLK register is not writable once an interlock write is completed until MCR[DONE] is set at the completion of the requested operation. Likewise, the TSLK register is not writable if a high voltage operation is suspended or if a margin mode is ongoing.</p> <p>TSLK is not writable unless LME is high.</p> <p>0 Test Address Space Block is unlocked and can be modified (if also SLL[STSLK] = 0). 1 Test Address Space Block is locked and cannot be modified.</p>
MLK[1:0]	<p>Mid Address Space Block Lock 1–0</p> <p>These bits are used to lock the blocks of Mid Address Space from program and erase. MLK1–0 are related to sectors B0F9–8, respectively.</p> <p>A value of 1 in a bit of the MLK register signifies that the corresponding block is locked for program and erase.</p> <p>A value of 0 in a bit of the MLK register signifies that the corresponding block is available to receive program and erase pulses.</p> <p>The MLK register is not writable once an interlock write is completed until MCR[DONE] is set at the completion of the requested operation. Likewise, the MLK register is not writable if a high voltage operation is suspended.</p> <p>MLK is not writable unless LME is high.</p> <p>0 Mid Address Space Block is unlocked and can be modified (if also SLL[SMLK] = 0). 1 Mid Address Space Block is locked and cannot be modified.</p>
LLK[7:0]	<p>Low Address Space Block Lock 3-0</p> <p>These bits are used to lock the blocks of Low Address Space from program and erase. LLK[7:0] are related to sectors B0F[7:0], respectively.</p> <p>A value of 1 in a bit of the LLK register signifies that the corresponding block is locked for program and erase.</p> <p>A value of 0 in a bit of the LLK register signifies that the corresponding block is available to receive program and erase pulses.</p> <p>The LLK register is not writable once an interlock write is completed until MCR[DONE] is set at the completion of the requested operation. Likewise, the LLK register is not writable if a high voltage operation is suspended or if a margin mode is ongoing.</p> <p>Note: LLK is not writable unless LME is high.</p> <p>0 Low Address Space Block is unlocked and can be modified (if also SLL[SLK] = 0). 1 Low Address Space Block is locked and cannot be modified.</p>

8.2.3.3 High Address Space Block Locking Register (HBL)

The High Address Space Block Locking Register (HBL) provides a means to protect blocks from being modified.

NOTE

HBL is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HBE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	HLK	HLK	HLK	HLK
W													3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 8-5. High Address Space Block Locking Register (HBL)—Code flash memory modules

Table 8-7. HBL field description

Field	Description
HBE	<p>High Address Space Block Enable (Read-Only)</p> <p>This bit enables the Lock registers (HLK3-0) to be set or cleared by register writes.</p> <p>This bit is a status bit only. The method to set this bit is to write a password. If the password matches, the HBE bit is set to reflect the status of enabled, and is enabled until a reset operation occurs. For HBE the password 0xB2B2_2222 must be written to the HBL register.</p> <p>0 High Address Locks are disabled: HLK3-0 cannot be written. 1 High Address Locks are enabled: HLK3-0 can be written.</p>
HLK3-0	<p>High Address Space Block Lock 3-0 (Read/Write)</p> <p>These bits are used to lock the blocks of High Address Space (HAS) from program and erase.</p> <p>A value of 1 in a bit of the HLK register signifies that the corresponding block is locked for program and erase.</p> <p>A value of 0 in a bit of the HLK register signifies that the corresponding block is available to receive program and erase pulses.</p> <p>The HLK register is not writable once an interlock write is completed until MCR[<i>DONE</i>] is set at the completion of the requested operation. Likewise, the HLK register is not writable if a high voltage operation is suspended.</p> <p>HLK is not writable unless HBE is high.</p> <p>0 HAS block is unlocked and can be modified. 1 HAS block is locked and cannot be modified.</p>

8.2.3.4 Secondary Low/Mid Address Space Block Locking Register (SLL)

The Secondary Low/Mid Address Space Block Locking Register (SLL) provides an alternative means to protect blocks from being modified. These bits, along with bits in the LML register, determine if the block

is locked from program or erase. An “OR” of LML and SLL determine the final lock status. SLL is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SLE	0	0	0	0	0	0	0	0	0	0	STS	0	0	SMK	SMK
W												LK			1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	SLK7	SLK6	SLK5	SLK4	SLK3	SLK2	SLK1	SLK0
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Figure 8-6. Secondary Low/Mid Address Space Block Locking Register (SLL)—Code flash memory modules

Address: Base + 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SLE	0	0	0	0	0	0	0	0	0	0	STS	0	0	0	0
W												LK				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	SLK3	SLK2	SLK1	SLK0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 8-7. Secondary Low/Mid Address Space Block Locking Register (SLL)—Data flash memory module

Table 8-8. SLL field description

Field	Description
SLE	<p>SLE: Secondary Low/Mid Address Space Block Enable</p> <p>The SLE bit enables the Lock registers (STSLK and SLK3–0) to be set or cleared by register writes. This bit is a status bit only. The method to set this bit is to write a password. If the password matches, the SLE bit is set to reflect the status of enabled, and is enabled until a reset operation occurs. For SLE, the password 0xC3C3_3333 must be written to the SLL register.</p> <p>0 Secondary Low/Mid Address Locks are disabled. STSLK and SLK[3:0] cannot be written.</p> <p>1 Secondary Low/Mid Address Locks are enabled. STSLK and SLK[3:0] can be written.</p>

Table 8-8. SLL field description (continued)

Field	Description
STSLK	<p>STSLK: Secondary Test Address Space Block Lock</p> <p>The STSLK bit is used as an alternate means to lock the block of Test Address Space from program and erase. Erase is forbidden for the Test block.</p> <p>A value of 1 in the STSLK register signifies that the Test block is locked for program and erase.</p> <p>A value of 0 in the STSLK register signifies that the Test block is available to receive program and erase pulses.</p> <p>The STSLK register is not writable once an interlock write is completed until MCR[<i>DONE</i>] is set at the completion of the requested operation. Likewise, the STSLK register is not writable if a high voltage operation is suspended or if a margin mode is ongoing.</p> <p>STSLK is not writable unless SLE is high.</p> <p>0 Test Address Space Block is unlocked and can be modified (if also LML[<i>TSLK</i>] = 0).</p> <p>1 Test Address Space Block is locked and cannot be modified.</p>
SMK1–0	<p>SMK1–0: Secondary Mid Address Space Block Lock 1-0 (Read/Write)</p> <p>The SMK bits are used as an alternate means to lock the blocks of Mid Address Space from program and erase.</p> <p>SMK1–0 are related to sectors B0F9–8, respectively.</p> <p>A value of 1 in a bit of the SMK bitfield signifies that the corresponding block is locked for program and erase.</p> <p>A value of 0 in a bit of the SMK bitfield signifies that the corresponding block is available to receive program and erase pulses.</p> <p>The SMK bitfield is not writable once an interlock write is completed until MCR[<i>DONE</i>] is set at the completion of the requested operation. Likewise, the SMK bitfield is not writable if a high voltage operation is suspended.</p> <p>SMK is not writable unless SLE is high.</p> <p>0 Mid Address Space Block is unlocked and can be modified (if also LML[<i>MLK</i>] = 0).</p> <p>1 Mid Address Space Block is locked and cannot be modified.</p>
SLK[7:0]	<p>Secondary Low Address Space Block Lock 7–0</p> <p>These bits are used as an alternate means to lock the blocks of Low Address Space from program and erase. SLK[7:0] are related to sectors B0F[7:0], respectively.</p> <p>A value of 1 in a bit of the SLK bitfield signifies that the corresponding block is locked for program and erase.</p> <p>A value of 0 in a bit of the SLK bitfield signifies that the corresponding block is available to receive program and erase pulses.</p> <p>The SLK bitfield is not writable once an interlock write is completed until MCR[<i>DONE</i>] is set at the completion of the requested operation. Likewise, the SLK bitfield is not writable if a high voltage operation is suspended or if a margin mode is ongoing.</p> <p>SLK is not writable unless SLE is high.</p> <p>0 Low Address Space Block is unlocked and can be modified (if also LML[<i>LLK</i>] = 0).</p> <p>1 Low Address Space Block is locked and cannot be modified.</p>

8.2.3.5 Low/Mid Address Space Block Select Register (LMS)

The Low/Mid Address Space Block Select Register (LMS) provides a means to select blocks to be operated on during erase. LMS is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x0010

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSL	MSL
W															1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LSL7	LSL6	LSL5	LSL4	LSL3	LSL2	LSL1	LSL0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-8. Low/Mid Address Space Block Select Register (LMS)—Code flash memory modules

Address: Base + 0x0010

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	LSL3	LSL2	LSL1	LSL0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-9. Low/Mid Address Space Block Select Register (LMS)—Data flash memory module

Table 8-9. LMS field description

Field	Description
MSL[1:0]	<p>Mid address space block Select 1–0</p> <p>A value of 1 in the select register signifies that the block is selected for erase.</p> <p>A value of 0 in the select register signifies that the block is not selected for erase. The reset value for the select register is 0, or unselected.</p> <p>MSL[1:0] are related to sectors B0F[9:8], respectively.</p> <p>The blocks must be selected (or unselected) before doing an erase interlock write as part of the erase sequence. The select register is not writable once an interlock write is completed or if a high voltage operation is suspended.</p> <p>In the event that blocks are not present (due to configuration or total memory size), the corresponding MSL bits default to unselected, and are not writable. The reset value is always 0, and register writes have no effect.</p> <p>0 Mid Address Space Block is unselected for erase.</p> <p>1 Mid Address Space Block is selected for erase.</p> <p>Note: The code flash memory modules implement MSL[1:0]. The data flash memory module does not implement the MSL bits. This difference is because of the different blocks and block sizes between the modules.</p>

Table 8-9. LMS field description (continued)

Field	Description
LSL[7:0]	<p>Low address space block Select 3-0</p> <p>A value of 1 in the select register signifies that the block is selected for erase.</p> <p>A value of 0 in the select register signifies that the block is not selected for erase. The reset value for the select register is 0, or unselected.</p> <p>In the code flash memory modules, the LSL[7:0] bits are related to sectors B0F[7:0], respectively. In the data flash memory module, the LSL[3:0] bits are related to sectors B0F[3:0], respectively.</p> <p>The blocks must be selected (or unselected) before doing an erase interlock write as part of the erase sequence. The select register is not writable once an interlock write is completed or if a high voltage operation is suspended or if a margin mode is ongoing.</p> <p>In the event that blocks are not present (due to configuration or total memory size), the corresponding LSL bits default to unselected, and are not writable. The reset value is always 0, and register writes have no effect.</p> <p>0 Low Address Space Block is unselected for erase. 1 Low Address Space Block is selected for erase.</p> <p>Note: The code flash memory modules implement LSL[7:0]. The data flash memory module implements only LSL[3:0]. This difference is because of the different blocks and block sizes between the modules.</p>

8.2.3.6 High Address Space Block Select Register (HBS)

The High Address Space Block Select Register (HBS) provides a means to select blocks to be operated on during erase.

NOTE

HBS is implemented in the code flash memory modules, but not in the data flash memory module, since no High Address Space is implemented in the data flash memory module.

Address: Base + 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	HSL	HSL	HSL	HSL
W													3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-10. High Address Space Block Select Register (HBS)—Code flash memory modules

Table 8-10. HBS field description

Field	Description
HSL[3:0]	<p>High Address Space (HAS) block Select 3–0</p> <p>A value of 1 in the select register signifies that the block is selected for erase.</p> <p>A value of 0 in the select register signifies that the block is not selected for erase. The reset value for the select register is 0, or unselected.</p> <p>The blocks must be selected (or unselected) before doing an erase interlock write as part of the erase sequence. The select register is not writable once an interlock write is completed or if a high voltage operation is suspended.</p> <p>In the event that blocks are not present (due to configuration or total memory size), the corresponding HSL bits default to unselected, and are not writable. The reset value is always 0, and register writes have no effect.</p> <p>0 HAS block is unselected for erase. 1 HAS Block is selected for erase.</p>

8.2.3.7 Address Register (ADR)

The Address Register (ADR) provides the first failing address in the event module failures (ECC, RWW, or FPEC) or the first address at which an ECC single-bit error correction occurs. ADR is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x0018 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAD	TAD	0	0	0	0	0	0	0	0	0	AD 20	AD 19	AD 18	AD 17	AD 16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AD 15	AD 14	AD 13	AD 12	AD 11	AD 10	AD 9	AD 8	AD 7	AD 6	AD 5	AD 4	AD 3	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-11. Address Register (ADR)—Code flash memory modules

Address: Base + 0x0018

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	AD 22	AD 21	AD 20	AD 19	AD 18	AD 17	AD 16
W																
Reset	0	0	0	0	0	0	0	0	0	0 ¹	0 ¹	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AD 15	AD 14	AD 13	AD 12	AD 11	AD 10	AD 9	AD 8	AD 7	AD 6	AD 5	AD 4	AD 3	AD 2	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ¹	0	0

Figure 8-12. Address Register (ADR)—Data flash memory module

NOTES:

¹ These bits are implemented in the data flash memory module, but not in the code flash memory modules.

Table 8-11. ADR field description

Field	Description															
SAD	Shadow Address When this read-only bit is high, the address indicated by AD[20:3] belongs to the shadow sector. Note: The SAD bit is implemented in the code flash memory modules, but not in the data flash memory module.															
TAD	Test Address When this read-only bit is high, the address indicated by AD[20:3] belongs to the Test Sector. Note: The TAD bit is implemented in the code flash memory modules, but not in the data flash memory module.															
AD[22:2]	Address 22–2 The AD bitfield provides the first failing address in the event of ECC error (MCR[EER] set) or the first failing address in the event of RWW error (MCR[RWE] set), or the address of a failure that may have occurred in a FPEC operation (MCR[PEG] cleared). The AD bitfield also provides the first address at which an ECC single-bit error correction occurs (if MCR[EDC] is set), if the device is configured to show this feature in the UT0[SBCE] bitfield. The ECC double-bit error detection takes the highest priority, followed by the RWW error, the FPEC error and the ECC single-bit error correction. When accessed, the ADR provides the address related to the first event occurred with the highest priority. The priorities between these 4 possible events is summarized in the following table. <table border="1"> <thead> <tr> <th>Priority Level</th> <th>Error Flag</th> <th>ADR content</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>MCR[EER] = 1</td> <td>Address of first ECC double-bit error detection</td> </tr> <tr> <td>2</td> <td>MCR[RWE] = 1</td> <td>Address of first RWW Error</td> </tr> <tr> <td>3</td> <td>MCR[PEG] = 0</td> <td>Address of first FPEC Error</td> </tr> <tr> <td>4</td> <td>MCR[EDC] = 1</td> <td>Address of first ECC Single-bit error correction</td> </tr> </tbody> </table> In User mode, the ADR register is read-only. Note: Bits AD22, AD21, and AD2 are implemented in the data flash memory module, but not in the code flash memory modules.	Priority Level	Error Flag	ADR content	1	MCR[EER] = 1	Address of first ECC double-bit error detection	2	MCR[RWE] = 1	Address of first RWW Error	3	MCR[PEG] = 0	Address of first FPEC Error	4	MCR[EDC] = 1	Address of first ECC Single-bit error correction
Priority Level	Error Flag	ADR content														
1	MCR[EER] = 1	Address of first ECC double-bit error detection														
2	MCR[RWE] = 1	Address of first RWW Error														
3	MCR[PEG] = 0	Address of first FPEC Error														
4	MCR[EDC] = 1	Address of first ECC Single-bit error correction														

8.2.3.8 Platform Flash Configuration Register 0 (PFCR0)

The Platform Flash Configuration Register 0 (PFCR0) defines the configuration associated with flash memory banks 0 and 2. Collectively, this corresponds to both code flash memory modules (CFM0 and CFM1) and the operating configuration defined by certain fields applies to both memory banks. Additionally, it includes fields that provide specific information for the two separate AHB ports (p0 and p1). The register is described in [Figure 8-13](#) for LSM operation of the PXS30 and in [Figure 8-14](#) for DPM operation of the PXS30 and in [Table 8-12](#).

NOTE

PFCR0 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	B02_APC				B02_WWSC				B02_RWSC				B02_			
W	B02_APC				B02_WWSC				B02_RWSC				RW			
Reset	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	B02_	B02_P1	B02_	B02_	B02_P1	B02_	B02_	B02_	B02_P0	B02_	B02_	B02_	B02_	B02_	B02_P0	B02_
W	RW	_BCFG	_P1_	_P1_	_PFLM	_P1_	_RW	_RW	_BCFG	_P0_	_P0_	_P0_	_P0_	_P0_	_PFLM	_P0_
Reset	1	0	0	0	0	0	0	0	1	1	1	0	1	1	0	1

Figure 8-13. Platform Flash Configuration Register 0 (PFCR0)—LSM

Address: Base + 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	B02_APC				B02_WWSC				B02_RWSC				B02_			
W	B02_APC				B02_WWSC				B02_RWSC				RW			
Reset	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	B02_	B02_P1	B02_	B02_	B02_P1	B02_	B02_	B02_	B02_P0	B02_	B02_	B02_	B02_	B02_	B02_P0	B02_
W	RW	_BCFG	_P1_	_P1_	_PFLM	_P1_	_RW	_RW	_BCFG	_P0_	_P0_	_P0_	_P0_	_P0_	_PFLM	_P0_
Reset	1	0	0	0	0	0	0	0	1	1	1	0	1	1	0	1

Figure 8-14. Platform Flash Configuration Register 0 (PFCR0)—DPM

Table 8-12. PFCR0 field descriptions

Field	Description
B02_APC	<p>Bank0+2 Address Pipelining Control</p> <p>Note: The content of this bitfield must be set to the same value as B02_RWSC.</p> <p>This field controls the number of cycles between flash memory array access requests. This field must be set to a value appropriate to the operating frequency of the PFLASH. Higher operating frequencies require non-zero settings for this field for proper flash memory operation.</p> <p>00000 Accesses may be initiated on consecutive (back-to-back) cycles. 00001 Access requests require one additional hold cycle. 00010 Access requests require two additional hold cycles. ... 11110 Access requests require 30 additional hold cycles. 11111 Access requests require 31 additional hold cycles.</p>
B02_WWSC	<p>Bank0+2 Write Wait State Control</p> <p>Note: Any number of wait states, including 0, are supported.</p> <p>This field controls the number of wait-states to be added to the flash memory array access time for writes.</p> <p>00000 No additional wait states are added. 00001 1 additional wait state is added. 00010 2 additional wait states are added. ... 11111 31 additional wait-states are added.</p>
B02_RWSC	<p>Bank0+2 Read Wait State Control</p> <p>This field controls the number of wait-states to be added to the flash memory array access time for reads. This field must be set to a value corresponding to the operating frequency of the PFLASH and the actual read access time of the PFLASH. Please refer to the device datasheet for supported wait state configurations depending on the device operating frequency. Higher operating frequencies require non-zero settings for this field for proper flash memory operation.</p> <p>00000 No additional wait-states are added. 00001 1 additional wait-state is added. 00010 2 additional wait-states are added. ... 11111 31 additional wait-states are added.</p>

Table 8-12. PFCR0 field descriptions (continued)

Field	Description
B02_RWWC	<p>Bank0+2 Read-While-Write Control</p> <p>This 3-bit field defines the controller response to flash memory reads while the array is busy with a program (write) or erase operation.</p> <p>Note: The bits in this bitfield are not contiguous within the register.</p> <p>0xx Reserved. This bit combination causes a malfunction.</p> <p>Note: Under certain circumstances, an expected AHB error on Read While Write (RWW) event is not handled properly. The resultant behavior is a failure to issue the AHB error. To a lesser extent, the bug can manifest as a system hang. The recommended workaround is to avoid configuring the flash memory controller to terminate RWW attempts with an error response. This restriction applies across all flash memory banks. The error cases are:</p> <ul style="list-style-type: none"> — A 64-bit read access to optimized 32-bit data flash memory coinciding with the start of a program/erase operation may result in failure to terminate the read with error. — The start of a program/erase operation coinciding with the AHB data phase of a read request that has not yet been presented to the flash memory array may result in a system hang. <p>The workaround is to avoid using PFCR0[B02_RWWC] = 0xx.</p> <p>111 Generate a bus stall for a read-while-write/erase, disable the stall notification interrupt, disable the abort + abort notification interrupt.</p> <p>110 Generate a bus stall for a read-while-write/erase, enable the stall notification interrupt, disable the abort + abort notification interrupt.</p> <p>101 Generate a bus stall for a read-while-write/erase, enable the operation abort, disable the abort notification interrupt.</p> <p>100 Generate a bus stall for a read-while-write/erase, enable the operation abort and the abort notification interrupt.</p>
B02_P1_BCFG	<p>Bank0+2, Port 1 Page Buffer Configuration</p> <p>This field controls the configuration of the four page buffers in the PFLASH controller. The buffers can be organized as a “pool” of available resources, or with a fixed partition between instruction and data buffers.</p> <p>If enabled, when a buffer miss occurs, it is allocated to the least recently used buffer within the group and the just-fetched entry then marked as most recently used. If the flash memory access is for the next-sequential line, the buffer is not marked as most recently used until the given address produces a buffer hit.</p> <p>00 All four buffers are available for any flash memory access, that is, there is no partitioning of the buffers based on the access type.</p> <p>01 Reserved</p> <p>10 The buffers are partitioned into two groups with buffers 0 and 1 allocated for instruction fetches and buffers 2 and 3 for data accesses.</p> <p>11 The buffers are partitioned into two groups with buffers 0, 1, and 2 allocated for instruction fetches and buffer 3 for data accesses.</p>

Table 8-12. PFCR0 field descriptions (continued)

Field	Description
B02_P1_DPFE	<p>Bank0+2, Port 1 Data Prefetch Enable This field enables or disables prefetching initiated by a data read access.</p> <p>0 No prefetching is triggered by a data read access. 1 If page buffers are enabled (B02_P1_BFE = 1), prefetching is triggered by any data read access.</p>
B02_P1_IPFE	<p>Bank0+2, Port 1 Instruction Prefetch Enable This field enables or disables prefetching initiated by an instruction fetch read access.</p> <p>0 No prefetching is triggered by an instruction fetch read access. 1 If page buffers are enabled (B02_P1_BFE = 1), prefetching is triggered by any instruction fetch read access.</p>
B02_P1_PFLM	<p>Bank0+2, Port 1 Prefetch Limit This field controls the prefetch algorithm used by the PFLASH controller. This field defines the prefetch behavior. In all situations when enabled, only a single prefetch is initiated on each buffer miss or hit.</p> <p>00 No prefetching is performed. 01 The referenced line is prefetched on a buffer miss, that is, <i>prefetch on miss</i>. 1x The referenced line is prefetched on a buffer miss, or the next sequential page is prefetched on a buffer hit (if not already present), that is, <i>prefetch on miss or hit</i>.</p>
B02_P1_BFE	<p>Bank0+2, Port 1 Buffer Enable This bit enables or disables page buffer read hits. It is also used to invalidate the buffers.</p> <p>0 The page buffers are disabled from satisfying read requests, and all buffer valid bits are cleared. 1 The page buffers are enabled to satisfy read requests on hits. Buffer valid bits may be set when the buffers are successfully filled.</p>
B02_P0_BCFG	<p>Bank0+2, Port 0 Page Buffer Configuration This field controls the configuration of the four page buffers in the PFLASH controller. The buffers can be organized as a “pool” of available resources, or with a fixed partition between instruction and data buffers.</p> <p>If enabled, when a buffer miss occurs, it is allocated to the least recently used buffer within the group and the just-fetched entry then marked as most recently used. If the flash memory access is for the next-sequential line, the buffer is not marked as most recently used until the given address produces a buffer hit.</p> <p>00 All four buffers are available for any flash memory access, that is, there is no partitioning of the buffers based on the access type. 01 Reserved 10 The buffers are partitioned into two groups with buffers 0 and 1 allocated for instruction fetches and buffers 2 and 3 for data accesses. 11 The buffers are partitioned into two groups with buffers 0, 1, and 2 allocated for instruction fetches and buffer 3 for data accesses.</p>

Table 8-12. PFCR0 field descriptions (continued)

Field	Description
B02_P0_DPFE	Bank0+2, Port 0 Data Prefetch Enable This field enables or disables prefetching initiated by a data read access. 0 No prefetching is triggered by a data read access. 1 If page buffers are enabled (B0_P0_BFE = 1), prefetching is triggered by any data read access.
B02_P0_IPFE	Bank0+2, Port 0 Instruction Prefetch Enable This field enables or disables prefetching initiated by an instruction fetch read access. 0 No prefetching is triggered by an instruction fetch read access. 1 If page buffers are enabled (B0_P0_BFE = 1), prefetching is triggered by any instruction fetch read access.
B02_P0_PFLM	Bank0+2, Port 0 Prefetch Limit This field controls the prefetch algorithm used by the PFLASH controller. This field defines the prefetch behavior. In all situations when enabled, only a single prefetch is initiated on each buffer miss or hit. 00 No prefetching is performed. 01 The referenced line is prefetched on a buffer miss, that is, <i>prefetch on miss</i> . 1x The referenced line is prefetched on a buffer miss, or the next sequential page is prefetched on a buffer hit (if not already present), that is, <i>prefetch on miss or hit</i> .
B02_P0_BFE	Bank0+2, Port 0 Buffer Enable This bit enables or disables page buffer read hits. It is also used to invalidate the buffers. 0 The page buffers are disabled from satisfying read requests, and all buffer valid bits are cleared. 1 The page buffers are enabled to satisfy read requests on hits. Buffer valid bits may be set when the buffers are successfully filled.

NOTE

Under certain circumstances, an expected AHB error on Read While Write (RWW) event is not handled properly. The resultant behavior is a failure to issue the AHB error. To a lesser extent, the bug can manifest as a system hang. The recommended workaround is to avoid configuring the flash memory controller to terminate RWW attempts with an error response. This restriction applies across all flash memory banks. The error cases are:

— A 64-bit read access to optimized 32-bit data flash memory coinciding with the start of a program/erase operation may result in failure to terminate the read with error.

— The start of a program/erase operation coinciding with the AHB data phase of a read request that has not yet been presented to the flash memory array may result in a system hang.

The workaround is to avoid PFCR0[B02_RWWC] = 0xx should be avoided.

8.2.3.9 Platform Flash Configuration Register 1 (PFCR1)

The Platform Flash Configuration Register 1 (PFCR1) defines the configuration associated with flash memory bank 1. This corresponds to the data flash memory module 0. The register is described in [Figure 8-15](#) for LSM operation of the PXS30 and in [Figure 8-16](#) for DPM operation of the PXS30 and in [Table 8-13](#).

NOTE

PFCR1 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	B1_APC				B1_WWSC				B1_RWSC				B1_RWWC			
W																
Reset	0	1	1	1	1	0	1	1	1	1	0	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	B1_RWWC	0	0	0	0	0	0	B1_P1_BFE	B1_RWWC	0	0	0	0	0	0	B1_P0_BFE
W																
Reset	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

Figure 8-15. Platform Flash Configuration Register 1 (PFCR1)—LSM

Address: Base + 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	B1_APC				B1_WWSC				B1_RWSC				B1_RWWC			
W																
Reset	0	1	1	1	1	0	1	1	1	1	0	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	B1_RWWC	0	0	0	0	0	0	B1_P1_BFE	B1_RWWC	0	0	0	0	0	0	B1_P0_BFE
W																
Reset	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

Figure 8-16. Platform Flash Configuration Register 1 (PFCR1)—DPM

Table 8-13. PFCR1 field descriptions

Field	Description
B1_APC	<p>Bank1 Address Pipelining Control Note: The content of this bitfield must be set to the same value as B1_RWSC.</p> <p>This field controls the number of cycles between flash memory array access requests. This field must be set to a value appropriate to the operating frequency of the PFLASH. Higher operating frequencies require non-zero settings for this field for proper flash memory operation.</p> <p>00000 Accesses may be initiated on consecutive (back-to-back) cycles. 00001 Access requests require one additional hold cycle. 00010 Access requests require two additional hold cycles. . . . 11110 Access requests require 30 additional hold cycles. 11111 Access requests require 31 additional hold cycles.</p>
B1_WWSC	<p>Bank1 Write Wait State Control Note: Any number of wait states, including 0, are supported.</p> <p>This field controls the number of wait-states to be added to the flash memory array access time for writes.</p> <p>00000 No additional wait-states are added. 00001 1 additional wait-state is added. 00010 2 additional wait-states are added. . . . 11111 31 additional wait-states are added.</p>
B1_RWSC	<p>Bank1 Read Wait State Control</p> <p>This field controls the number of wait-states to be added to the flash memory array access time for reads. This field must be set to a value corresponding to the operating frequency of the PFLASH and the actual read access time of the PFLASH. Please refer to the device datasheet for supported wait state configurations depending on the device operating frequency. Higher operating frequencies require non-zero settings for this field for proper flash memory operation.</p> <p>00000 No additional wait-states are added. 00001 1 additional wait-state is added. 00010 2 additional wait-states are added. . . . 11111 31 additional wait-states are added.</p>

Table 8-13. PFCR1 field descriptions (continued)

Field	Description
B1_RWWC	<p>Bank1 Read-While-Write Control</p> <p>This 3-bit field defines the controller response to flash memory reads while the array is busy with a program (write) or erase operation.</p> <p>Note: The bits in this bitfield are not contiguous within the register.</p> <p>0xx Terminate any attempted read-while-write/erase with an error response.</p> <p>Note: Under certain circumstances, an expected AHB error on Read While Write (RWW) event is not handled properly. The resultant behavior is a failure to issue the AHB error. To a lesser extent, the bug can manifest as a system hang. The recommended workaround is to avoid configuring the flash memory controller to terminate RWW attempts with an error response. This restriction applies across all flash memory banks. The error cases are:</p> <ul style="list-style-type: none"> — A 64-bit read access to optimized 32-bit data flash memory coinciding with the start of a program/erase operation may result in failure to terminate the read with error. — The start of a program/erase operation coinciding with the AHB data phase of a read request that has not yet been presented to the flash memory array may result in a system hang. <p>The workaround is to avoid using PFC1[B1_RWWC] = 0xx.</p> <p>111 Generate a bus stall for a read-while-write/erase, disable the stall notification interrupt, disable the abort + abort notification interrupt.</p> <p>110 Generate a bus stall for a read-while-write/erase, enable the stall notification interrupt, disable the abort + abort notification interrupt.</p> <p>101 Generate a bus stall for a read-while-write/erase, enable the operation abort, disable the abort notification interrupt.</p> <p>100 Generate a bus stall for a read-while-write/erase, enable the operation abort and the abort notification interrupt.</p>
17–22	Reserved, should be cleared.
B1_P1_BFE	<p>Bank1, Port 1 Buffer Enable</p> <p>This bit enables or disables read hits from the 32-bit holding register. It is also used to invalidate the contents of the holding register. This bit is set by hardware reset, enabling the use of the holding register.</p> <p>0 The holding register is disabled from satisfying read requests.</p> <p>1 The holding register is enabled to satisfy read requests on hits.</p>
25–30	Reserved, should be cleared.
B1_P0_BFE	<p>Bank1, Port 0 Buffer Enable</p> <p>This bit enables or disables read hits from the 32-bit holding register. It is also used to invalidate the contents of the holding register. This bit is set by hardware reset, enabling the use of the holding register.</p> <p>0 The holding register is disabled from satisfying read requests.</p> <p>1 The holding register is enabled to satisfy read requests on hits.</p>

8.2.3.10 Platform Flash Access Protection Register (PFAPR)

The Platform Flash Access Protection Register (PFAPR) controls read and write accesses to the flash memory based on system master number. Prefetching capabilities are defined on a per master basis. Please see Table 9-1 in Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR). This register also defines the arbitration mode between the 2 AHB ports for the PFLASH2P_LCA. The register is described in Figure 8-17 and Table 8-14.

NOTE

PFAPR is implemented in the code flash memory modules, but not in the data flash memory module.

NOTE: PFAPR Default Value

The contents of the PFAPR register are loaded from offset location 0x3E00 of the shadow region in CFM0 at reset. To temporarily change the values of any of the fields in the PFAPR, a write to the IPS-mapped register is performed. To change the values loaded into the PFAPR *at reset*, the word location at address offset 0x3E00 of the shadow region in CFM0 must be programmed using the normal sequence of operations.

NOTE: PFAPR Core Access Rights to Flash Memory—System Boot

Because an improper reset value for PFAPR configured via the data in the shadow sector (see note above) can prevent the PXS30 from booting, special attention must be paid to the proper configuration of this value in the shadow sector. It is important that this default value in the shadow sector grants read access to Core_0 from the boot flash memory location.

Address: Base + 0x024												Access: Read/write				
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	-	-	-	-	-	-	ARBM		M7	M6	M5	M4	M3	M2	M1	M0
W									PFD	PFD	PFD	PFD	PFD	PFD	PFD	PFD
Reset ¹	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M7AP		M6AP		M5AP		M4AP		M3AP		M2AP		M1AP		M0AP	
W																
Reset ¹	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 8-17. Platform Flash Access Protection Register (PFAPR)

NOTES:

¹ The reset value depends on the content of the corresponding location (offset 0x3E00) in the shadow sector of CFM0.

Table 8-14. PFAPR field descriptions

Field	Description
0–5	Reserved, should be cleared.
ARBM	<p>Arbitration mode</p> <p>This 2-bit field controls the arbitration for flash memory controllers supporting two AHB ports. The port arbitration mode is used only when accesses from the two AHB ports attempt to simultaneously reference the same flash memory bank. Simultaneous references to different memory banks are processed concurrently.</p> <p>00 Fixed priority arbitration with AHB p0 > p1. 01 Fixed priority arbitration with AHB p1 > p0. 1x Round-robin arbitration.</p> <p>Note: These bits are configurable in DPM only. In LSM, they are hardwired to allow a proper lock step operation between Flash Controller 0 and Flash Controller 1. In LSM, the flash memory controllers appear as a single port controller.</p>
MxPFD	<p>Master x Prefetch Disable ($x = 0, 1, 2, \dots, 7$). These bits control whether prefetching may be triggered based on the master number of the requesting AHB master. This field is further qualified by the PFCRn[B02_Px_DPFE, B02_Px_IPFE, Bx_Py_BFE] bits.</p> <p>0 Prefetching may be triggered by this master. 1 No prefetching may be triggered by this master.</p>
MxAP	<p>Master x Access Protection ($x = 0, 1, 2, \dots, 7$). These fields control whether read and write accesses to the flash memory are allowed based on the master number of the initiating module.</p> <p>00 No accesses may be performed by this master. 01 Only read accesses may be performed by this master. 10 Only write accesses may be performed by this master. 11 Both read and write accesses may be performed by this master.</p>

8.2.3.11 User Test 0 Register (UT0)

The User Test 0 Register (UT0) gives the user of the flash memory module the ability to perform test features on the flash memory. The User Test 0 Register allows to control the way in which the flash memory content check is done.

Bits MRE, MRV, AIS, EIE and DSI[7:0] of UT0 are not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. UT0 is implemented on CFM0, CFM1, and DFM0.

Address: Base + 0x003C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	UTE	SBCE	0	0	0	0	0	0	DSI7	DSI6	DSI5	DSI4	DSI3	DSI2	DSI1	DSI0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	X	MRE	MRV	EIE	AIS	AIE	AID
W									RES							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 8-18. User Test 0 Register (UT0)—Code flash memory modules

Address: Base + 0x003C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	UTE	0	0	0	0	0	0	0	0	DSI6	DSI5	DSI4	DSI3	DSI2	DSI1	DSI0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	X	MRE	MRV	EIE	AIS	AIE	AID
W									RES							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 8-19. User Test 0 Register (UT0)—Data flash memory module

Table 8-15. UT0 field description

Field	Description
UTE	User Test Enable. This status bit shows when User Test is enabled. Note: For code flash memory modules: All bits in UT0–2 and UMISR0–4 are locked when this bit is 0. Note: For data flash memory module: All bits in UT0–1 and UMISR0–1 are locked when this bit is 0. This bit is not writable to a 1, but may be cleared. The reset value is 0. The method to set this bit is to provide a password, and if the password matches, the UTE bit is set to reflect the status of enabled, and is enabled until it is cleared by a register write. For UTE the password 0xF9F9_9999 must be written to the UT0 register.
SBCE	Single Bit Correction Enable. This bit, when high, enables to flag the informations about any eventual ECC single-bit correction in the Flash array (MCR[EDC] and MCR[ADR]). Note: This bit is implemented in the code flash modules, but not in the data flash module.
DSI[7:0]	Data Syndrome Input 6–0 (Read/Write) These bits represents the input of Syndrome bits of ECC logic used in the ECC logic check. The DSI6–0 correspond to the 7 syndrome bits on a single word. These bits are not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. 0 The syndrome bit is forced at 0. 1 The syndrome bit is forced at 1. Note: The DSI7 bit is implemented in the code flash modules, but not in the data flash module.

Table 8-15. UT0 field description (continued)

Field	Description
RES	Reserved Reserved bit. Must always be set to 0. Read back value is always 0.
X	X This bit can be written and its value can be read back, but no function is associated. This bit is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect.
MRE	Margin Read Enable (Read/Write) MRE enables margin reads to be done. This bit, combined with MRV, enables start of FPEC margin reads respect to erased or programmed value. Outputs of margin read are: checksum values in UMISR0–1. This bit is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. 0 Margin reads are not enabled, all reads are User mode reads. 1 Margin reads are enabled.
MRV	Margin read value (read/write) If MRE is high, MRV selects the margin level that is being checked. Margin can be checked to an erased level (MRV=1) or to a programmed level (MRV=0). This bit is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. 0 Zero's (programmed) margin reads are requested (if MRE = 1). 1 One's (erased) margin reads are requested (if MRE = 1).
EIE	ECC data Input enable EIE enables the ECC logic check operation to be done. This bit is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. If this bit is high together with bit MRE, the Read Reset Operation is selected. 0 ECC logic check is not enabled. 1 ECC logic check is enabled.
AIS	Array Integrity Sequence. AIS determines the address sequence to be used during array integrity checks. The default sequence (AIS = 0) is meant to replicate sequences normal user code follows, and thoroughly checks the read propagation paths. This sequence is proprietary. The alternative sequence (AIS = 1) is just logically sequential. It should be noted that the time to run a sequential sequence is significantly shorter than the time to run the proprietary sequence. This bit is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect. 0 Array Integrity sequence is proprietary sequence. 1 Array Integrity sequence is sequential.
AIE	Array Integrity Enable. AIE set to 1 starts the Array Integrity Check done on all selected and unlocked blocks. The pattern is selected by AIS, and the MISR (UMISR0–1) can be checked after the operation is complete, to determine if a correct signature is obtained. AIE can be set only if MCR[ERS], MCR[PGM] and MCR[EHV] are all low. 0 Array Integrity Checks are not enabled. 1 Array Integrity Checks are enabled.

Table 8-15. UT0 field description (continued)

Field	Description
AID	<p>Array Integrity Done (Read-Only)</p> <p>AID is cleared upon an Array Integrity Check being enabled (to signify the operation is on-going). Once completed, AID is set to indicate that the Array Integrity Check is complete. At this time the MISR (UMISR0–1) can be checked.</p> <p>0 Array Integrity Check is on-going. 1 Array Integrity Check is done.</p>

8.2.3.12 User Test 1 Register (UT1)

The User Test 1 Register (UT1) allows to enable the checks on the ECC logic related to a 32-bit word. The UT1 is not accessible whenever MCR[**DONE**] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect.

Address: Base + 0x0040

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-20. User Test 1 Register (UT1)

Table 8-16. UT1 field description

Field	Description
DAI[31:00]	<p>Data Array Input 31–0</p> <p>0 The array bit is forced at 0. 1 The array bit is forced at 1.</p> <p>Note: For code flash memory modules: These bits represents the input of even words of ECC logic used in the ECC logic check. The DAI31–00 correspond to the 32 array bits</p> <p>Note: For data flash memory module: These bits represents the input of 32-bit words of ECC logic used in the ECC logic check. The DAI31–00 correspond to the 32 array bits of a word.</p>

8.2.3.13 User Test 2 Register (UT2)

The User Test 2 Register allows to enable the checks on the ECC logic related to the 32 MSB of the double word. UT2 is not accessible whenever MCR[*DONE*] or UT0[*AID*] are low. Reads return indeterminate data, and writes have no effect.

NOTE

UT2 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0044 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI
W	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI	DAI
W	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-21. User Test 2 Register (UT2)—Code flash memory modules

Table 8-17. UT2 field description

Field	Description
DAI[63:32]	Data Array Input 63–32 These bits represents the input of odd words of ECC logic used in the ECC logic check. The DAI[63:32] correspond to the 32 array bits representing Word 1 within the double word. 0 The array bit is forced at 0. 1 The array bit is forced at 1.

8.2.3.14 User Multiple Input Signature Register 0 (UMISR0)

The User Multiple Input Signature Register 0 (UMISR0) provides a mean to evaluate the array integrity. UMISR0 is implemented on CFM0, CFM1, and DFM0.

For the code flash memory modules, UMISR0 represents bits 31–0 of the whole 144-bit word (2 double words including ECC for each double word). For the data flash memory module, UMISR0 represents bits 31–0 of the word.

The UMISR0 register is not accessible whenever MCR[*DONE*] or UT0[*AID*] are low. Reads return indeterminate data, and writes have no effect.

Address: Base + 0x0048

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	031	030	029	028	027	026	025	024	023	022	021	020	019	018	017	016
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	015	014	013	012	011	010	009	008	007	006	005	004	003	002	001	000
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-22. User Multiple Input Signature Register 0 (UMISR0)—Code flash memory modules

Address: Base + 0x0048

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-23. User Multiple Input Signature Register 0 (UMISR0)—Data flash memory module

NOTE

The difference in the bit numbering reflects the 128-bit nature of the code flash memory modules vs. the 32-bit nature of the data flash memory module.

Table 8-18. UMISR0 field description

Field	Description
MS[031:000] MS[31:00]	Multiple input Signature 031–000 (31–00). These bits represents the MISR value obtained accumulating the bits 31–0 of all the pages read from the flash memory. The MS can be seeded to any value by writing the UMISR0 register.

8.2.3.15 User Multiple Input Signature Register 1 (UMISR1)

The User Multiple Input Signature Register 1 (UMISR1) provides a mean to evaluate the array integrity. UMISR1 is implemented on CFM0, CFM1, and DFM0.

On the code flash memory modules, UMISR1 represents bits 63–32 of the whole 144-bit word (2 double word including ECC for each double word). On the data flash memory module, UMISR1 represents the ECC bits of the 32-bits word.

The MS can be seeded to any value by writing the UMISR1 register. The UMISR1 Register is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect.

Address: Base + 0x004C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	063	062	061	060	059	058	057	056	055	054	053	052	051	050	049	048
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	047	046	045	044	043	042	041	040	039	038	037	036	035	034	033	032
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-24. User Multiple Input Signature Register 1 (UMISR1)—Code flash memory modules

Address: Base + 0x004C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	MS	MS	0	0	0	MS	MS	MS	MS	MS	MS	MS
W					43	42				38	37	36	35	34	33	32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-25. User Multiple Input Signature Register 1 (UMISR1)—Data flash memory module

NOTE

The difference in the bit numbering reflects the 128-bit nature of the code flash memory modules vs. the 32-bit nature of the data flash memory module.

Table 8-19. UMISR1 field description

Field	Description
MS[063:032]	Note: For code flash memory modules only: Multiple input Signature 063–032. These bits represents the MISR value obtained accumulating the bits 63–32 of all the pages read from the flash memory.
MS43	Note: For data flash memory module only: Multiple input Signature 43. These bits represents the MISR value obtained accumulating double ECC error detection.
MS42	Note: For data flash memory module only: Multiple input Signature 42. These bits represents the MISR value obtained accumulating single ECC error detection.

Table 8-19. UMISR1 field description (continued)

Field	Description
MS[38:32]	Note: For data flash memory module only: Multiple input Signature 38–32. These bits represents the MISR value obtained accumulating 7 ECC bits for the word.

8.2.3.16 User Multiple Input Signature Register 2 (UMISR2)

The User Multiple Input Signature Register 2 (UMISR2) provides a mean to evaluate the array integrity. UMISR2 represent the bits 95–64 of the whole 144-bit word (2 double word including ECC for each double word).

The MS can be seeded to any value by writing the UMISR2 register.

UMISR2 is not accessible whenever MCR[DONE] or UT0[AID] are low. Reads return indeterminate data, and writes have no effect.

NOTE

UMISR2 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0050

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	095	094	093	092	091	090	089	088	087	086	085	084	083	082	081	080
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	079	078	077	076	075	074	073	072	071	070	069	068	067	066	065	064
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-26. User Multiple Input Signature Register 2 (UMISR2)—Code flash memory modules

Table 8-20. UMISR2 field description

Field	Description
MS[095:064]	Multiple input Signature 095–064. These bits represents the MISR value obtained accumulating the bits 95–64 of all the pages read from the code flash memory.

8.2.3.17 User Multiple Input Signature Register 3 (UMISR3)

The User Multiple Input Signature Register 3 (UMISR3) provides a mean to evaluate the array integrity. UMISR3 represent the bits 127–96 of the whole 144-bit word (2 double word including ECC for each double word).

The MS can be seeded to any value by writing the UMISR3 register.

UMISR3 is not accessible whenever MCR[**DONE**] or UT0[**AID**] are low. Reads return indeterminate data, and writes have no effect.

NOTE

UMISR3 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0054 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS	MS
W	111	110	109	108	107	106	105	104	103	102	101	100	099	098	097	096
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-27. User Multiple Input Signature Register 3 (UMISR3)—Code flash memory modules

Table 8-21. UMISR3 field description

Field	Description
MS[127:096]	Multiple input Signature127–096. These bits represents the MISR value obtained accumulating the bits 127–64 of all the pages read from the code flash memory.

8.2.3.18 User Multiple Input Signature Register 4 (UMISR4)

The User Multiple Input Signature Register 4 (UMISR4) provides a mean to evaluate the array integrity.

UMISR4 represents the ECC bits of the whole 144-bit word (2 double word including ECC for each double word). Bits 8–15 are ECC bits for the odd double word and bits 24–31 are the ECC bits for the even double word. Bits 4–5 and 20–21 of UMISR4 are the double and single ECC error detection for the odd and even double word, respectively.

The MS can be seeded to any value by writing the UMISR4 register. The UMISR4 Register is not accessible whenever MCR[**DONE**] or UT0[**AID**] are low. Reads return indeterminate data, and writes have no effect.

NOTE

UMISR4 is implemented in the code flash memory modules, but not in the data flash memory module.

Address: Base + 0x0058

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	MS	MS	0	0	MS	MS	MS	MS	MS	MS	MS	MS
W					155	154			151	150	149	148	147	146	145	144
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	MS	MS	0	0	MS	MS	MS	MS	MS	MS	MS	MS
W					139	138			135	134	133	132	131	130	129	128
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 8-28. User Multiple Input Signature Register 4 (UMISR4)—Code flash memory modules

Table 8-22. UMISR4 field description

Field	Description
MS155	Multiple input Signature 155. This bit represents the MISR value obtained accumulating the double ECC error detection for the odd double word. The MS can be seeded to any value by writing the UMISR4 register.
MS154	Multiple input Signature 154. This bit represents the MISR value obtained accumulating the single ECC error detection for the odd double word. The MS can be seeded to any value by writing the UMISR4 register.
MS[151:144]	Multiple input Signature 151–144. These bits represents the MISR value obtained accumulating the 8 ECC bits for the odd double word. The MS can be seeded to any value by writing the UMISR4 register.
MS139	Multiple input Signature 139. This bit represents the MISR value obtained accumulating the double ECC error detection for the even double word. The MS can be seeded to any value by writing the UMISR4 register.
MS138	Multiple input Signature 138. This bit represents the MISR value obtained accumulating the single ECC error detection for the even double word. The MS can be seeded to any value by writing the UMISR4 register.
MS[135:128]	Multiple input Signature 135–128. These bits represents the MISR value obtained accumulating the 8 ECC bits for the even double word. The MS can be seeded to any value by writing the UMISR4 register.

8.2.4 Shadow sector

A shadow block is present in each code flash memory module, but not in the data flash memory module. The shadow block can be enabled by the BIU.

When the shadow space is enabled, all the operations are mapped to the shadow block. User mode program and erase of the shadow block are enabled only when MCR[PEAS] is high.

The shadow block can be locked or unlocked against program/erase with the LML[TSLK] and SLL[STSLK] bitfields.

Program of the shadow block has similar restriction as the array in terms of how ECC is calculated. Only one program is allowed per 64-bit ECC segment between erases. Erase of the shadow block is done similarly as an array erase.

The shadow block contains data that are needed for device features.

The first 8 KB of the shadow block is available for user-defined functions such as storing boot code, configuration words, or factory process codes.

The use of the shadow sector is detailed in [Table 8-23](#).

NOTE

NVUSRO is implemented in the code flash memory modules, but not in the data flash memory module.

Table 8-23. Shadow Sector Structure for Code Flash Module 0 (CFM0 B0SH)

Offset from FLASH_SECTOR_BASE	Register	Access ¹	Reset Value ²	Location
0x0000–0x000F	Reserved			
0x0010–0x3DCF	User Area (DCF start address)	R/W	—	—
0x3DD0–0x3DD7	Reserved			
0x3DD8	Nonvolatile Private Censorship Password 0 (NVPWD0 ³)	R/W	0x FEED_FACE	on page 8-42
0x3DDC	Nonvolatile Private Censorship Password 1 (NVPWD1 ³)	R/W	0xCAFE_BEEF	on page 8-42
0x3DE0	Nonvolatile System Censorship Information 0 (NVSCIO ³)	R/W	0x55AA_55AA	on page 8-43
0x3DE4	Nonvolatile System Censorship Information 1 (NVSCI1 ³)	R/W	0x55AA_55AA	on page 8-43
0x3DE8–0x3DFF	Reserved			
0x3E00	Nonvolatile Bus Interface Unit 2 (NVBIU2 ^{3,4}) (Reset value for PFAPR)	R/W		
0x3E04	Nonvolatile Bus Interface Unit 2 (32 bits not used)	R/W		
0x3E08				
0x3E18	Nonvolatile User Options (NVUSRO ³)	R/W	0xFFBF_FFFF	on page 8-44
0x3E1C	Nonvolatile User Options (32 bits not used)	R/W		
0x3E20–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ As the ECC boundary for this flash memory is 64-bit always 8 byte (starting from a 64-bit address boundary) shall be updated to ensure a valid ECC signature.

⁴ See Section 8.2.3.10, Platform Flash Access Protection Register (PFAPR) for register details.

The following data is related to the shadow sector base addresses of the two code flash memory modules.

8.2.4.1 Nonvolatile Private Censorship Password 0 Register (NVPWD0)

The Nonvolatile Private Censorship Password 0 Register (NVPWD0) contains the 32 LSB of the password used to validate the censorship information contained in NVSCI0–1 registers.

Address: Base + 3DD8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD
W	31	32	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	1	1	1	1	1	0	1	0	1	1	0	0	1	1	1	0

Figure 8-29. Nonvolatile Private Censorship Password 0 Register (NVPWD0)

Table 8-24. NVPWD0 field description

Field	Description
PWD[31:00]	Password 31–00. The PWD31–00 bits represent the 32 LSB of the private censorship password (0xFEED_FACE).

NOTE

These bits form the lower 32 bits of the Censorship password.

8.2.4.2 Nonvolatile Private Censorship Password 1 Register (NVPWD1)

The Nonvolatile Private Censorship Password 1 Register (NVPWD1) contains the 32 MSB of the password used to validate the censorship information contained in NVSCI0–1 registers.

Address: Base + 3DDC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD
W	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset	1	1	0	0	1	0	1	0	1	1	1	1	1	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD	PWD
W	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1

Figure 8-30. Nonvolatile Private Censorship Password 1 Register (NVPWD1)

Table 8-25. NVPWD1 field description

Field	Description
PWD[63:32]	Password 63–32. The PWD[63:32] bits represent the 32 MSB of the private censorship password (0xCAFE_BEEF).

NOTE

These bits form the upper 32 bits of the Censorship password.

8.2.4.3 Nonvolatile System Censoring Information 0 Register (NVSCI0)

The Nonvolatile System Censoring Information 0 Register (NVSCI0) stores the 32 LSB of the censorship control word of the device. The NVSCI0 is a nonvolatile register located in shadow sector. It is read during the reset phase of the flash memory module and the protection mechanisms are activated consequently. The devices are delivered uncensored to the user.




Figure 8-31. Nonvolatile System Censoring Information 0 Register (NVSCI0)

Table 8-26. NVSCI0 field description

Field	Description
SC[15:0]	Serial Censorship control word 15–0. These bits represent the 16 LSB of the Serial Censorship Control Word (SCCW). If SC[15:0] = 0x55AA and NVSCI1 = NVSCI0 the Public Access is disabled. If SC[15:0] ≠ 0x55AA or NVSCI1 ≠ NVSCI0 the Public Access is enabled.
CW[15:0]	Censorship control Word 15–0. These bits represent the 16 LSB of the Censorship Control Word (CCW). If CW[15:0] = 0x55AA and NVSCI1 = NVSCI0 the Censored mode is disabled. If CW[15:0] ≠ 0x55AA or NVSCI1 ≠ NVSCI0 the Censored mode is enabled.

8.2.4.4 Nonvolatile System Censoring Information 1 Register (NVSCI1)

The Nonvolatile System Censoring Information 1 Register (NVSCI1) stores the 32 MSB of the censorship control word of the device. The NVSCI1 is a nonvolatile register located in shadow sector. It is read during the reset phase of the flash memory module and the protection mechanisms are activated consequently.

Address: Base + 0x3DE4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC	SC
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW	CW
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0

Figure 8-32. Nonvolatile System Censoring Information 1 Register (NVSCI1)

Table 8-27. NVSCI1 field description

Field	Description
SC[31:16]	Serial Censorship control word 31–16. These bits represent the 16 MSB of the Serial Censorship Control Word (SCCW). If SC[31:16] = 0x55AA and NVSCI1 = NVSCI0 the Public Access is disabled. If SC[31:16] ≠ 0x55AA or NVSCI1 ≠ NVSCI0 the Public Access is enabled.
CW[31:16]	Censorship control Word 31–16. These bits represent the 16 MSB of the Censorship Control Word (CCW). If CW[31:16] = 0x55AA and NVSCI1 = NVSCI0 the Censored mode is disabled. If CW[31:16] ≠ 0x55AA or NVSCI1 ≠ NVSCI0 the Censored mode is enabled.

8.2.4.5 Nonvolatile User Options Register (NVUSRO)

The Nonvolatile User Options Register (NVUSRO) contains configuration information for the user application. The NVUSRO register is a 64-bit register, the 32 most significant bits of which (bits 63–32) are “don’t care” bits. However, the content of bits 63–32 influence the ECC signature of this 64-bit word.

This register is mirrored in the SSCM_UOPS register. See [Section 49.3.1.8, User Option Status \(SSCM_UOPS\) Register](#). For more information on bits 20:31, please see [Section 25.6.3, FCCU Configuration Register \(FCCU_CFG\)](#).

Address: Test flash base + 0x3E18

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SWT	XMA	1	1	1	1	FCR	CR[1:0]	LSM	ST[1:0]			1	1	1	1
W																
Reset ¹	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	1	1	1	CM	SM	PS	FOM	FOP							
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 8-33. Nonvolatile User Options Register (NVUSRO)

NOTES:

¹ The reset value shows the preprogrammed value of the device. The content can be changed by the customer.

Table 8-28. NVUSRO field description

Field	Description
SWT	Software watchdog timer default enable 0 SWT off. 1 SWT on. Note: In DPM, applies only to SWT_0; SWT_1 is always off until enabled by software.
XMA	XOSC Oscillator Margin 0 For 4 MHz quartz oscillator connected to XOSC pins. 1 For 8, 16, or 40 MHz quartz oscillator connected to XOSC pins.
FCR	FEC Clock Ratio Selects clock ratio between platform clock and FEC clock (Ethernet Module) 0 FEC CLK = SYS_CLK. Use when SYS_CLK < 100 MHz. 1 FEC CLK = SYS_CLK / 2. Use when SYS_CLK ≥ 100 MHz
CR[1:0]	Clock Ratio These bits select the clock ratio between core, platform, and flash clock. 00 Reset Phase Configuration. 01 1:1 mode. 10 1:3 mode. 11 1:2 mode (default after reset). See Section 13.3, System clock dividers , for more information.
LSM	Lock Step Mode This bit selects the mode of operation between Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). 0 DPM. 1 LSM.
ST[1:0]	Self-Test Configuration These bits determine how the STCU is configured. 00 Reserved. 01 Reserved. 10 Reserved. 11 SSCM (STCU is configured by SSCM during reset phase).
CM	Configuration mode. 0 Configuration labeling: a specific FCCU_F[0:1] configuration is assigned in CONFIG state. 1 Configuration transparency: the FCCU_F[0:1] protocol is the same in CONFIG and NORMAL states. The CM bit can be read and written by software
SM	Switching mode. 0 FCCU_F[0:1] protocol (dual-rail, time-switching) slow switching mode. 1 FCCU_F[0:1] protocol (dual-rail, time-switching) fast switching mode. SM has no effect on the bi-stable protocol. The SM bit can be read and written by software.
PS	Polarity selection. 0 FCCU_F[1] active high, FCCU_F[0] active high. 1 FCCU_F[1] active low, FCCU_F[0] active low. The PS bit can be read and written by software.

Table 8-28. NVUSRO field description (continued)

Field	Description
FOM	<p>Fault output mode selection.</p> <p>000 Dual-Rail (default state) [fccu_eout[1:0]= outputs].</p> <p>001 Time Switching [fccu_eout[1:0]= outputs].</p> <p>010 Bi-Stable [fccu_eout[1:0]= outputs].</p> <p>011 Reserved</p> <p>100 Reserved</p> <p>101 Test0 [FCCU_F[0]= input, FCCU_F[1]= output].</p> <p>110 Test1 [FCCU_F[0]= output, FCCU_F[1]= output].</p> <p>111 Test2 [FCCU_F[0]= output, FCCU_F[1]= input].</p> <p>The output level of the FCCU_F[0:1] pins in the test modes is controlled in the FCCU I/O Control Register (FCCU_EINOUT). See Section 25.6.16, FCCU I/O Control Register (FCCU_EINOUT).</p> <p>Note: In Test[1:3] mode, a simple double-stage resynchronization stage is used to resynchronize the FCCU_F[0:1] input/outputs on the system/safe clock.</p> <p>The FOM bit can be read and written by software.</p>
FOP	<p>Fault Output Prescaler.</p> <p>FOP defines the prescaler setting used to generate the FCCU_F[0:1] protocol frequency.</p> <p>00 0000 Input clock frequency (RC_{16MHz} clock) is divided by 2048.</p> <p>00 0001 Input clock frequency (RC_{16MHz} clock) is divided by 4096.</p> <p>00 0010 Input clock frequency (RC_{16MHz} clock) is divided by 6144.</p> <p>00 0011 Input clock frequency (RC_{16MHz} clock) is divided by 8192.</p> <p>00 0100 Input clock frequency (RC_{16MHz} clock) is divided by 10240.</p> <p>00 0101 Input clock frequency (RC_{16MHz} clock) is divided by 12288.</p> <p>00 0110 Input clock frequency (RC_{16MHz} clock) is divided by 14336.</p> <p>00 0111 Input clock frequency (RC_{16MHz} clock) is divided by 16384.</p> <p>00 1000 Input clock frequency (RC_{16MHz} clock) is divided by 18432 (This is the reset value, i.e., ~ 868 Hz is the out-of-reset frequency of the FCCU_F[0:1] pins).</p> <p>This equation gives the FCCU_F[0:1] frequency:</p> $F_{ccu0F_{freq}} = RC_{16MHz} / (1024 \times (FOP + 1) \times 2)$ <p>The FOP bit can be read and written by software.</p>

8.2.5 Test sector

The test flash memory block exists outside the normal address space and is programmed, erased and read independently of the other blocks. The independent test flash memory block is reserved to store the nonvolatile information related to redundancy, configuration, and protection.

The use of reserved test flash memory sector is detailed in [Table 8-29](#).

Table 8-29. Test flash memory structure

Name	Description	Addresses	Size
—	User Reserved	0x40_3D00–0x40_3DE7	232 bytes
NVLML	NV Low/Mid Address Space Block Locking Register	0x40_3DE8–0x40_3DEF	8 bytes
—	Reserved	0x40_3DF0–0x40_3DF7	8 bytes
NVSLL	NV Secondary Low/Mid Add Space Block Lock Register	0x40_3DF8–0x40_3DFF	8 bytes
—	User Reserved	0x40_3E00–0x40_3EFF	256 bytes
—	Reserved	0x40_3F00–0x40_3FB7	184 bytes
—	Reserved	0x40_3FB8–0x40_3FBF	8 bytes

The test flash memory block can be enabled by the BIU.

When the Test space is enabled, program operations to the Test block are allowed from 0x40_3D00 to 0x40_3EFF (User/Lock area is One-Time Programmable). User mode programming of the test block is enabled only when MCR[PEAS] is high.

The test flash memory block may be locked/unlocked against programming by using the LML[TSLK] and SLL[STSLK] registers. Erase of the test flash memory block is always locked in user mode.

Programming of the test flash memory block has similar restrictions as the array in terms of how ECC is calculated. Only one program is allowed per 32-bit ECC segment, unless ECC evaluation is disabled on the test flash memory block. The test flash memory block contains data that are needed for flash memory module or device features. This information is summarized in [Table 8-30](#).

Table 8-30. Test flash memory information

Address	Word name	Function	Note
0x0000	TSENS1_CAL W1/W2	Temperature sensor 0 Calibration data W1 and W2	2 × 12-bit words
0x0004	TSENS1_CAL W3/W4	Temperature sensor 0 Calibration data W3 and W4	2 × 12-bit words
0x0008	Reserved		
0x000C	Reserved		
0x0010	ADC0_CAL W1	ADC0 Self-Test calibration	2 × 12-bit words
0x0014	ADC0_CAL W2	ADC0 Self-Test calibration	2 × 12-bit words
0x0018	ADC0_CAL W3	ADC0 Self-Test calibration	2 × 12-bit words
0x001C	ADC0_CAL W4	ADC0 Self-Test calibration	2 × 12-bit words
0x0020	ADC0_CAL W5	ADC0 Self-Test calibration	2 × 12-bit words
0x0024	ADC0_CAL W6	ADC0 Self-Test calibration	2 × 12-bit words
0x0028	ADC0_CAL W7	ADC0 Self-Test calibration	2 × 12-bit words
0x002C	ADC0_CAL W8	ADC0 Self-Test calibration	2 × 12-bit words
0x0030	ADC0 Reserved	ADC0 reserved	For future expansion
0x0034	ADC1_CAL W1	ADC1 Self-Test calibration	2 × 12-bit words
0x0038	ADC1_CAL W2	ADC1 Self-Test calibration	2 × 12-bit words

Table 8-30. Test flash memory information (continued)

Address	Word name	Function	Note
0x003C	ADC1_CAL W3	ADC1 Self-Test calibration	2 × 12-bit words
0x0040	ADC1_CAL W4	ADC1 Self-Test calibration	2 × 12-bit words
0x0044	ADC1_CAL W5	ADC1 Self-Test calibration	2 × 12-bit words
0x0048	ADC1_CAL W6	ADC1 Self-Test calibration	2 × 12-bit words
0x004C	ADC1_CAL W7	ADC1 Self-Test calibration	2 × 12-bit words
0x0050	ADC1_CAL W8	ADC1 Self-Test calibration	2 × 12-bit words
0x0054	ADC1 Reserved	ADC1 Reserved	For future expansion
0x0058	PART ID1 Low	Plant and Lot Number ASCII format	Needed for KGD
0x005C	PART ID1 High	Plant and Lot Number ASCII format	Needed for KGD
0x0060	PART ID2	Wafer number and coordinates	Needed for KGD
0x0064	Reserved		
0x0068	Reserved		
0x006C	ADC2_CAL W1	ADC2 Self-Test calibration	2 × 12-bit words
0x0070	ADC2_CAL W2	ADC2 Self-Test calibration	2 × 12-bit words
0x0074	ADC2_CAL W3	ADC2 Self-Test calibration	2 × 12-bit words
0x0078	ADC2_CAL W4	ADC2 Self-Test calibration	2 × 12-bit words
0x007C	ADC2_CAL W5	ADC2 Self-Test calibration	2 × 12-bit words
0x0080	ADC2_CAL W6	ADC2 Self-Test calibration	2 × 12-bit words
0x0084	ADC2_CAL W7	ADC2 Self-Test calibration	2 × 12-bit words
0x0088	ADC2_CAL W8	ADC2 Self-Test calibration	2 × 12-bit words
0x008C	ADC2 Reserved	ADC2 reserved	For future expansion
0x0090	ADC3_CAL W1	ADC3 Self-Test calibration	2 × 12-bit words
0x0094	ADC3_CAL W2	ADC3 Self-Test calibration	2 × 12-bit words
0x0098	ADC3_CAL W3	ADC3 Self-Test calibration	2 × 12-bit words
0x009C	ADC3_CAL W4	ADC3 Self-Test calibration	2 × 12-bit words
0x00A0	ADC3_CAL W5	ADC3 Self-Test calibration	2 × 12-bit words
0x00A4	ADC3_CAL W6	ADC3 Self-Test calibration	2 × 12-bit words
0x00A8	ADC3_CAL W7	ADC3 Self-Test calibration	2 × 12-bit words
0x00AC	ADC3_CAL W8	ADC3 Self-Test calibration	2 × 12-bit words
0x00B0	ADC3 Reserved	ADC3 Reserved	For future expansion
0x00B4	Reserved		
0x00B8– 0x03FF	Reserved		
0x0400	SSCM_START_WORD	Start Word for DCF protocol	—
0x0410	SSCM_MIDR1		—

Table 8-30. Test flash memory information (continued)

Address	Word name	Function	Note
0x0420	SSCM_MIDR2		—
0x0430	SSCM_DEV_OPT_31_0	Device Option bits	—
0x0440	SSCM_DEV_OPT_63_32	Device Option bits	—
0x0450	CFG_OPT_31_0	Configuration Option bits	Device option bits extension
0x0460	Reserved		
0x0470	Reserved		
0x0480	Reserved		
0x0490	RAM_REPAIR_1	Memory repair register	—
0x04A0	RAM_REPAIR_2	Memory repair register	—
0x04B0	RAM_REPAIR_3	Memory repair register	—
0x04C0	RAM_REPAIR_4	Memory repair register	—
0x04D0	RAM_REPAIR_5	Memory repair register	—
0x04E0	RAM_REPAIR_6	Memory repair register	—
0x04F0	RAM_REPAIR_7	Memory repair register	—
0x0500	RAM_REPAIR_8	Memory repair register	—
0x0510	RAM_REPAIR_9	Memory repair register	—
0x0520	RAM_REPAIR_10	Memory repair register	—
0x0530	RAM_REPAIR_11	Memory repair register	—
0x0540	RAM_REPAIR_12	Memory repair register	—
0x0550	RAM_REPAIR_13	Memory repair register	—
0x0560	RAM_REPAIR_14	Memory repair register	—
0x0570	RAM_REPAIR_15	Memory repair register	—
0x0580	RAM_REPAIR_16	Memory repair register	—
0x0590	STCU_1	STCU Configuration	—
0x05A0	STCU_2	STCU Configuration	—
0x05B0	STCU_3	STCU Configuration	—
0x05C0	STCU_4	STCU Configuration	—
0x05D0	STCU_5	STCU Configuration	—
0x05E0	STCU_6	STCU Configuration	—
0x05F0	STCU_7	STCU Configuration	—
0x0600	STCU_8	STCU Configuration	—
0x0610	STCU_9	STCU Configuration	—
0x0620	STCU_10	STCU Configuration	—
0x0630	STCU_11	STCU Configuration	—

Table 8-30. Test flash memory information (continued)

Address	Word name	Function	Note
0x0640	STCU_12	STCU Configuration	—
0x0650	STCU_13	STCU Configuration	—
0x0660	STCU_14	STCU Configuration	—
0x0670	STCU_15	STCU Configuration	—
0x0680	STCU_16	STCU Configuration	—
0x0690	STCU_17	STCU Configuration	—
0x06A0	STCU_18	STCU Configuration	—
0x06B0	STCU_19	STCU Configuration	—
0x06C0	STCU_20	STCU Configuration	—
0x06D0	STCU_21	STCU Configuration	—
0x06E0	STCU_22	STCU Configuration	—
0x06F0	STCU_23	STCU Configuration	—
0x0700	STCU_24	STCU Configuration	—
0x0710	STCU_25	STCU Configuration	—
0x0720	STCU_26	STCU Configuration	—
0x0730	STCU_27	STCU Configuration	—
0x0740	STCU_28	STCU Configuration	—
0x0750	STCU_29	STCU Configuration	—
0x0760	STCU_30	STCU Configuration	—
0x0770	STCU_31	STCU Configuration	—
0x0780	STCU_32	STCU Configuration	—
0x0790	STCU_33	STCU Configuration	—
0x07A0	STCU_34	STCU Configuration	—
0x07B0	STCU_35	STCU Configuration	—
0x07C0	STCU_36	STCU Configuration	—
0x07D0	STCU_37	STCU Configuration	—
0x07E0	STCU_38	STCU Configuration	—
0x07F0	STCU_39	STCU Configuration	—
0x0800	STCU_40	STCU Configuration	—
0x0810	STCU_41	STCU Configuration	—
0x0820	STCU_42	STCU Configuration	—
0x0830	STCU_43	STCU Configuration	—
0x0840	STCU_44	STCU Configuration	—
0x0850	STCU_45	STCU Configuration	—
0x0860	STCU_46	STCU Configuration	—

Table 8-30. Test flash memory information (continued)

Address	Word name	Function	Note
0x0870	STCU_47	STCU Configuration	—
0x0880	STCU_48	STCU Configuration	—
0x0890	STCU_49	STCU Configuration	—
0x08A0	STCU_50	STCU Configuration	—
0x08B0	STCU_51	STCU Configuration	—
0x08C0	STCU_52	STCU Configuration	—
0x08D0	STCU_53	STCU Configuration	—
0x08E0	STCU_54	STCU Configuration	—
0x08F0	STCU_55	STCU Configuration	—
0x0900	STCU_56	STCU Configuration	—
0x0910	STCU_57	STCU Configuration	—
0x0920	STCU_58	STCU Configuration	—
0x0930	STCU_59	STCU Configuration	—
0x0940	STCU_60	STCU Configuration	—
0x0950	STCU_61	STCU Configuration	—
0x0960	STCU_62	STCU Configuration	—
0x0970	STCU_63	STCU Configuration	—
0x0980	STCU_64	STCU Configuration	—
0x0990	STCU_65	STCU Configuration	—
0x09A0	STCU_66	STCU Configuration	—
0x09B0	STCU_67	STCU Configuration	—
0x09C0	STCU_68	STCU Configuration	—
0x09D0	STCU_69	STCU Configuration	—
0x09E0	STCU_70	STCU Configuration	—
0x09F0	STCU_71	STCU Configuration	—
0x0A00	STCU_72	STCU Configuration	—
0x0A10	STCU_73	STCU Configuration	—
0x0A20	STCU_74	STCU Configuration	—
0x0A30	STCU_75	STCU Configuration	—
0x0A40	STCU_76	STCU Configuration	—
0x0A50	STCU_77	STCU Configuration	—
0x0A60	STCU_78	STCU Configuration	—
0x0A70	STCU_79	STCU Configuration	—
0x0A80	STCU_80	STCU Configuration	—
0x0A90	SSCM_STOP	Stop Word for DCF protocol	—

Table 8-30. Test flash memory information (continued)

Address	Word name	Function	Note
0x0A94– 0x3FFF		Reserved	

8.2.6 Functional description

8.2.6.1 Data flash memory module structure

The data flash memory module is designed for use in devices that require data nonvolatile memories for EE emulation. The data flash memory module is addressable by 32-bit word for program and for read.

The data flash memory module supports fault tolerance through Error Correction Code (ECC) and/or error detection. The ECC implemented within the data flash memory module corrects single-bit failures and detects double-bit failures.

The data flash memory module uses an embedded hardware algorithm implemented in the memory interface to program and erase the data flash memory core. Control logic that works with the software block enables, and software lock mechanisms, is included in the embedded hardware algorithm to guard against accidental program/erase. The hardware algorithm perform the steps necessary to ensure that the storage elements are programmed and erased with sufficient margin to guarantee data integrity and reliability. A programmed bit in the data flash memory module reads as logic level 0 (or low). An erased bit in the data flash memory module reads as logic level 1 (or high). Program and erase of the data flash memory module requires multiple system clock cycles to complete. The erase sequence may be suspended. The program and erase sequences may be aborted.

Since the data flash memory module is a slave module, it requires the code flash memory modules to be active. In other words, the code flash memory modules must not be in reset, in Disable mode, or in Sleep mode in order for the data flash memory module to be active.

The data flash memory module contains one module, composed of a single bank: Bank 0, normally used for code storage. No Read-While-Modify operations are possible.

The modify operations are managed by an embedded Flash Program/Erase Controller (FPEC). Commands to the FPEC are given through a user registers interface.

The read data bus is 32 bits wide, while the data flash memory registers are on a separate 32-bit wide bus.

The high voltages needed for program/erase operations are internally generated. [Figure 8-34](#) shows the data flash memory module structure.




Figure 8-34. Data flash memory module structure

8.2.6.2 Code flash memory module structure

The code flash memory module is designed for use in devices that require high density nonvolatile memories with high speed read access.

The code flash memory modules are addressable by word (32 bits) or double word (64 bits) for program, and page (128 bits) for read. Reads done to a code flash memory module always return 128 bits, although read page buffering may be done in the device BIU.

Each read of a code flash memory module retrieves a page, or 4 consecutive words (128 bits) of information. The address for each word retrieved within a page differ from the other addresses in the page only by address bits (3:2). The code flash memory page read architecture easily supports both cache and burst mode at the BIU level for high speed read application. The code flash memory module supports fault tolerance through Error Correction Code (ECC) and/or error detection. The ECC implemented within the code flash memory module corrects single-bit failures and detects double-bit failures. The code flash memory module uses an embedded hardware algorithm implemented in the memory interface to program and erase the code flash memory core.

Control logic that works with the software block enables, and software lock mechanisms, is included in the embedded hardware algorithm to guard against accidental program/erase. The hardware algorithm perform the steps necessary to ensure that the storage elements are programmed and erased with sufficient margin to guarantee data integrity and reliability. A programmed bit in the code flash memory module reads as logic level 0 (or low).

An erased bit in the code flash memory module reads as logic level 1 (or high). Program and erase of the code flash memory module requires multiple system clock cycles to complete. The erase sequence may be suspended. The program and erase sequences may be aborted.

The code flash memory modules contain the matrix modules normally used for code storage. Read-While-Modify operations are not possible.

The modify operations are managed by an embedded Flash Program/Erase Controller (FPEC). Commands to the FPEC are given through a user registers interface.

The read data bus is 2×128 bits wide, while the code flash memory registers are on a separate 32-bit wide bus. The high voltages needed for program/erase operations are internally generated. Figure 8-35 shows the code flash memory module structure.




Figure 8-35. Code flash memory module structure

8.2.6.3 User mode operation

8.2.6.3.1 Data flash memory

In User mode, the data flash memory module may be read and written (register writes and interlock writes), programmed, or erased.

The default state of the data flash memory module is read. The main and test address space can be read only in the read state. The data flash memory registers are always available for read, also when the module is in disable mode (except few documented registers). The data flash memory module enters the read state on reset.

The module is in the read state under two sets of conditions:

- The read state is active when the module is enabled (User mode read)
- The read state is active when MCR[ERS] and MCR[ESUS] are high and MCR[PGM] is low (erase suspend).

Data flash memory core reads return 32 bits. Register reads return 32 bits (one word).

Data flash memory core reads are done through the BIU. Registers reads to unmapped register address space return all 0s. Registers writes to unmapped register address space have no effect.

Array reads attempted to invalid locations result in indeterminate data. Invalid locations occur when addressing is done to blocks that do not exist in non- 2^n array sizes.

Interlock writes attempted to invalid locations result in an interlock occurring, but attempts to program these blocks will not occur since they are forced to be locked. Erase occurs on selected and unlocked blocks even if the interlock write is to an invalid location.

Simultaneous read cycles on the data flash memory module and read/write cycles on the registers are possible. However, register Read/Write accesses simultaneous to a data flash memory module interlock write are forbidden.

Read-While-Modify is not available, because the data flash memory module has only one block.

8.2.6.4 Data flash memory module power-on

The data flash memory module power-on sequence is required to wait until the code flash memory modules have completed the analog part of its own power-on sequence. This is achieved through internal synchronization signals between the two code flash memory and the data flash memory modules.

8.2.6.5 Reset

A reset is the highest priority operation for the flash memory module and terminates all other operations. The code and data flash memory modules use reset to initialize register and status bits to their default reset values.

If a flash memory module is executing a program or erase operation ($MCR[PGM] = 1$ or $MCR[ERS] = 1$) and a reset is issued, the operation is suddenly terminated and the module disables the high voltage logic without damage to the high voltage circuits. Reset terminates all operations and forces the flash memory module into User mode ready to receive accesses.

After reset is negated, read register access may be done, although it should be noted that registers that require updating from Test block, or other inputs, may not read updated values until $MCR[DONE]$ transitions. $MCR[DONE]$ may be polled to determine if the flash memory module has transitioned out of reset. Notice that the registers cannot be written until $MCR[DONE]$ is high.

8.2.6.6 Disable mode (Power-down)

The Disable (or Power-down) mode allows turning off all flash memory DC current sources, so that all power dissipation is due only to leakage in this mode. In Disable mode, no reads from or write to the module are possible.

The user may not read some registers ($UMISR0-1$, $UT1$, and part of $UT0$) until the Disable mode is exited. Write access is locked on all the registers in Disable mode.

When enabled, the flash memory module returns to its pre-disable state in all cases unless in the process of executing an erase high voltage operation at the time of disable. If a flash memory module is disabled during an erase operation, the $MCR[ESUS]$ bit is set to 1. This means that the flash memory module is first

put into suspend state (after t_{SUSP}). The user may resume the erase operation at the time the module is enabled by clearing the MCR[ESUS] bit. MCR[EHV] must be high to resume the erase operation.

If the flash memory module is disabled during a program operation, the operation is completed in any case and the Disable mode entered only after the programming ends.

8.2.6.7 Data flash memory module slave status

Since the data flash memory module always functions as a slave to the code flash memory module, the code flash memory module cannot be put into Disable mode or Sleep mode, nor placed under reset when the data flash memory module is active.

8.2.6.8 Sleep mode

The Sleep mode turns off most of the DC current sources within the flash memory module. Wake-up time from Sleep mode is faster than wake-up time from Disable mode. In Sleep mode, reads from and writes to the module are not possible.

The user may not read some registers (UMISR0–4, UT1–2, and part of UT0) until Sleep mode is exited. Write access is locked on all the registers in Sleep mode.

When exiting from Sleep mode, the flash memory module returns to its pre-sleep state in all cases unless in the process of executing an erase high voltage operation at the time of sleep entering.

If the flash memory module is put in Sleep mode during an erase operation, the MCR[ESUS] bit is set to 1. The user may resume the erase operation at the time the module is exited from Sleep mode by clearing MCR[ESUS] bit. MCR[EHV] must be high to resume the erase operation.

If the flash memory module is put in Sleep mode during a program operation, the program operation is completed and the Sleep mode entered only after the programming is completed. It is forbidden to enter Disable mode when the Sleep mode is active.

8.2.7 Interaction in LSM and DPM




Figure 8-36. Flash memory subsystem integration in LSM




Figure 8-37. Flash memory subsystem integration in DPM

8.3 Programming considerations

8.3.1 Modify operations

All the modify operations of the flash memory module are managed through the flash memory user registers interface.

All the sectors of the flash memory module belong to the same partition (Bank), therefore when a modify operation is active on some sectors no read access is possible on any other sector (Read-While-Modify is not supported).

During a flash memory modify operation, any attempt to read a flash memory location will output invalid data and set the MCR[RWE] bit. This means that the flash memory module is not fetchable when a modify

operation is active. The modify operation commands must be executed from another memory (internal RAM or external memory).

If a reset occurs during a modify operation, the operation is suddenly terminated and the module is reset to Read mode. The data integrity of the flash memory section where the modify operation has been terminated or aborted is not guaranteed, and the interrupted flash memory modify operation must be repeated.

NOTE

Software executing from flash memory must not write to registers that control flash memory behavior, e.g., wait state settings or prefetch enable/disable. Doing so can cause data corruption. On the PXS30, these registers include PFCR0, PFCR1, and PFAPR.

Further, flash memory configuration registers should be written only with 32-bit write operations to avoid any issues associated with register “incoherency” caused by bit fields spanning smaller size (8- or 16-bit) boundaries.

In general, each modify operation is started through a sequence of three steps:

1. The first instruction selects the desired operation by setting its corresponding selection bit in MCR (PGM or ERS) or UT0 (MRE or EIE).
2. The second step is the definition of the operands, the address, and the data for programming or the Sectors for erase or margin read.
3. The third instruction starts the modify operation by setting the MCR[EHV] bit or the UT0[AIE] bit.

Once selected, but not yet started, one operation can be canceled by resetting the operation selection bit.

Table 8-31 lists a summary of the available flash memory modify operations.

Table 8-31. Flash memory modify operations

Operation	Select bit	Operands	Start bit
Double Word Program	MCR[PGM]	Address and Data by Interlock Writes	MCR[EHV]
Sector Erase	MCR[ERS]	LMS	MCR[EHV]
Array Integrity Check	None	LMS	UT0[AIE]
Margin Read	UT0[MRE]	UT0[MRV] + LMS	UT0[AIE]
ECC logic check	UT0[EIE]	UT0[DSI], UT1, UT2	UT0[AIE]

Once the MCR[EHV] bit or the UT0[AIE] bit is set, all the operands can no more be modified until the MCR[DONE] bit or the or UT0[AID] bit is high.

In general, each modify operation is completed through a sequence of four steps:

1. Wait for operation completion, wait for MCR[DONE] or UT0[AID] to go high.
2. Check operation result, check bit MCR[PEG] (or compare UMISR0–1 with expected value).
3. Switch off FPEC by resetting MCR[EHV] or UT0[AIE].
4. Deselect current operation by clearing MCR[PGM/ERS] or UT0[MRE/EIE].

In the following sections, all the possible modify operations are described and some examples of the sequences needed to activate them are presented.

8.3.1.1 Word program

A flash memory program sequence operates on any word within the flash memory core.

Whenever flash memory bits are programmed, ECC bits also get programmed, unless the selected address belongs to a sector in which the ECC has been disabled in order to allow bit manipulation. ECC is handled on a 32-bit boundary.

Programming changes the value stored in an array bit from logic 1 to logic 0 only. Programming cannot change a stored logic 0 to a logic 1. Addresses in locked or disabled blocks cannot be programmed.

The user may program the values in any words with a single program sequence.

The program operation consists of the following sequence of events:

1. Change the value in the MCR[PGM] bit from 0 to 1.
2. Ensure the block that contains the address to be programmed is unlocked.
 - a) Write the first address to be programmed with the program data.
 - b) The flash memory module latches address bits (22:2) at this time.
 - c) The flash memory module latches data written as well.
 - d) This write is referred to as a program data interlock write. An interlock is at 32 bits.
3. Write a logic 1 to the MCR[EHV] bit to start the internal program sequence or skip to step 8 to terminate. MCR[DONE] goes low.
4. Wait until the MCR[DONE] bit goes high.
5. Confirm MCR[PEG] = 1.
6. Write a logic 0 to the MCR[EHV] bit.
7. If more addresses are to be programmed, return to step 2.
8. Write a logic 0 to the MCR[PGM] bit to terminate the program operation.

Program may be initiated with the 0 to 1 transition of the MCR[PGM] bit or by clearing the MCR[EHV] bit at the end of a previous program. The first write after a program is initiated determines the page address to be programmed. This first write is referred to as an interlock write. The interlock write determines if the test or normal array space will be programmed by causing MCR[PEAS] to be set/cleared.

An interlock write must be performed before setting MCR[EHV]. The user may terminate a program sequence by clearing MCR[PGM] prior to setting MCR[EHV].

After the interlock write, additional writes only affect the data to be programmed in the word. If multiple writes are done to the same location the data for the last write is used in programming.

While MCR[DONE] is low and MCR[EHV] is high, the user may clear EHV, resulting in a program abort. A Program abort forces the module to step 7 of the program sequence. An aborted program results in MCR[PEG] being set low, indicating a failed operation. MCR[DONE] must be checked to know when the aborting command has completed. The data space being operated on before the abort will contain

indeterminate data. This may be recovered by repeating the same program instruction or executing an erase of the affected blocks.

Example 8-1. Word Program of data 0x55AA_55AA at address 0x00_AAA8

```

MCR          = 0x00000010;          /* Set PGM in MCR: Select Operation */
(0x00AAA8)   = 0x55AA55AA;          /* Latch Address 32 data */
MCR          = 0x00000011;          /* Set EHV in MCR: Operation Start */
do
/* Loop to wait for DONE=1 */
{ tmp       = MCR;                  /* Read MCR */
} while ( !(tmp & 0x00000400) );
status      = MCR & 0x00000200;     /* Check PEG flag */
MCR         = 0x00000010;          /* Reset EHV in MCR: Operation End */
MCR         = 0x00000000;          /* Reset PGM in MCR: Deselect Operation */

```

8.3.1.2 Sector erase

Erase changes the value stored in all bits of the selected block(s) to logic 1. An erase sequence operates on any combination of blocks (sectors). The test block cannot be erased. The erase sequence is fully automated within the flash memory. The user only needs to select the blocks to be erased and initiate the erase sequence. Locked/disabled blocks cannot be erased.

If multiple blocks are selected for erase during an erase sequence, no specific operation order must be assumed.

The erase operation consists of the following sequence of events:

1. Change the value in the MCR[ERS] bit from 0 to 1.
2. Select the block(s) to be erased by writing 1's to the appropriate register(s) in LMS.
Note that Lock and Select are independent. If a block is selected and locked, no erase occurs.
3. Write to any address in flash memory. This is referred to as an erase interlock write.
4. Write a logic 1 to the MCR[EHV] bit to start the internal erase sequence or skip to step 9 to terminate. MCR[DONE] goes low.
5. Wait until the MCR[DONE] bit goes high.
6. Confirm MCR[PEG]=1.
7. Write a logic 0 to the MCR[EHV] bit.
8. If more blocks are to be erased, return to step 2.
9. Write a logic 0 to the MCR[ERS] bit to terminate the erase operation.

After setting MCR[ERS], one write, referred to as an interlock write, must be performed before MCR[EHV] can be set to 1. Data words written during erase sequence interlock writes are ignored. The user may terminate the erase sequence by clearing ERS before setting EHV.

An erase operation may be aborted by clearing MCR[EHV] assuming MCR[DONE] is low, MCR[EHV] is high and MCR[ESUS] is low. An erase abort forces the module to step 8 of the erase sequence. An aborted erase results in MCR[PEG] being set low, indicating a failed operation. MCR[DONE] must be checked to know when the aborting command has completed. The block(s) being operated on before the

abort contain indeterminate data. This may be recovered by executing an erase on the affected blocks. The user may not abort an erase sequence while in erase suspend.

Example 8-2. Erase of sectors B0F1 and B0F2

```

MCR          = 0x00000004;          /* Set ERS in MCR: Select Operation */
LMS          = 0x00000006;          /* Set LSL2-1 in LMS: Select Sectors to erase */
(0x000000)   = 0xFFFFFFFF;          /* Latch a flash Address with any data */
MCR          = 0x00000005;          /* Set EHV in MCR: Operation Start */
do
/* Loop to wait for DONE=1 */
{ tmp        = MCR;                /* Read MCR */
} while ( !(tmp & 0x00000400) );
status      = MCR & 0x00000200;    /* Check PEG flag */
MCR         = 0x00000004;          /* Reset EHV in MCR: Operation End */
MCR         = 0x00000000;          /* Reset ERS in MCR: Deselect Operation */

```

8.3.1.3 Erase suspend/resume

The erase sequence may be suspended to allow read access to the flash memory core. It is not possible to program or to erase during an erase suspend. During erase suspend, all reads to blocks targeted for erase return indeterminate data.

An erase suspend can be initiated by changing the value of the MCR[ESUS] bit from 0 to 1. MCR[ESUS] can be set to 1 at any time when MCR[ERS] and MCR[EHV] are high and MCR[PGM] is low. A 0-to-1 transition of MCR[ESUS] causes the module to start the sequence that places it in erase suspend.

The user must wait until MCR[DONE] = 1 before the module is suspended and further actions are attempted. MCR[DONE] will go high no more than t_{ESUS} after MCR[ESUS] is set to 1.

Once suspended, the array may be read. Flash memory core reads while MCR[ESUS] = 1 from the block(s) being erased return indeterminate data.

Example 8-3. Sector erase suspend

```

MCR          = 0x00000007;          /* Set ESUS in MCR: Erase Suspend */
do
/* Loop to wait for DONE=1 */
{ tmp        = MCR;                /* Read MCR */
} while ( !(tmp & 0x00000400) );

```

Notice that there is no need to clear MCR[EHV] and MCR[ERS] in order to perform reads during erase suspend.

The erase sequence is resumed by writing a logic 0 to MCR[ESUS]. MCR[EHV] must be set to 1 before MCR[ESUS] can be cleared to resume the operation. The module continues the erase sequence from one of a set of predefined points. This may extend the time required for the erase operation.

Example 8-4. Sector erase resume

```

MCR          = 0x00000005;          /* Reset ESUS in MCR: Erase Resume */

```

8.3.2 User test mode

User Test mode is a procedure to check the integrity of the flash memory module.

Three kinds of test can be performed:

- Array integrity self check
- Margin mode read
- ECC logic check

The User test mode is equivalent to a modify operation: read accesses attempted by the user during User test mode generates a Read-While-Write Error and the MCR[RWE] bit is set. User Test operations cannot be performed on the Test block.

8.3.2.1 Array integrity self check

Array integrity is checked using a pre-defined address sequence (proprietary), and this operation is executed on selected and unlocked blocks. Once the operation is completed, the results of the reads can be checked by reading the Multiple Input Signature Register (MISR) value, stored in the UMISR0–1 registers, to determine if an incorrect read or ECC detection was noted.

The 32-bit data, the 7 ECC data bits, and the single and double ECC errors of the word are captured by the MISR through two different read accesses at the same location. The whole check is done through two complete scans of the memory address space.

1. The first pass scans only bits 31–0 of each word.
2. The second pass scans only the 7 ECC bits and the single- and double-bit ECC errors (1 + 1) of each word.

The 32 data bits and the 7 ECC data are sampled before the eventual ECC correction, while the single- and double-bit error flags are sampled after the ECC evaluation. Only data from existing and unlocked locations are captured by the MISR. The MISR can be seeded to any value by writing the UMISR0–1 registers.

Once command is started, the array integrity check is run by FPEC using the system clock (ipg_clk) and the number of wait states identified by f90_adws(4:0).

The array integrity self check consists of the following sequence of events:

1. Set the UT0[UTE] bit by writing the related password (0xF9F9_9999) in the UT0 register.
2. Select the block(s) to be checked by writing 1s to the appropriate register(s) in LMS.
Note that Lock and Select are independent. If a block is selected and locked, no array integrity check is performed.
3. Set eventually UT0[AIS] bit for a sequential addressing only.
4. Clear (or insert seed) UMISR0–1.
5. Write a logic 1 to the UT0[AIE] bit to start the Array Integrity Check.
6. Wait until the UT0[AID] bit goes high.
7. Compare UMISR0–1 content with the expected result.
8. Write a logic 0 to the UT0[AIE] bit.

9. If more blocks are to be checked, return to step 2.
10. Clear UT0 writing UT0[UTE] to 0.

It is recommended to leave UT0[AIS] at 0 and use the proprietary address sequence that checks the read path more fully, although this sequence takes more time.

While UT0[AID] is low and UT0[AIE] is high, the user may clear AIE, resulting in an array integrity check abort. UT0[AID] must be checked to know when the aborting command has completed.

Example 8-5. Array integrity check of sectors B0F1 and B0F2

```

UT0          = 0xF9F99999;          /* Set UTE in UT0: Enable User Test */
LMS          = 0x00000006;          /* Set LSL2-1 in LMS: Select Sectors */
UT0          = 0x80000002;          /* Set AIE in UT0: Operation Start */
do
/* Loop to wait for AID=1 */
{ tmp       = UT0;                /* Read UT0 */
} while ( !(tmp & 0x00000001) );
data0       = UMISR0;              /* Read UMISR0 content*/
data1       = UMISR1;              /* Read UMISR1 content*/
UT0         = 0x00000000;          /* Reset UTE and AIE in UT0: Operation End */

```

8.3.2.2 Margin read

The margin read procedure (either Margin 0 or Margin 1) can be run on unlocked blocks in order to unbalance the sense amplifiers, with reference to standard read conditions, so that all the read accesses reduce the margin vs. '0' (UT0[MRV] = '0') or vs. '1' (UT0[MRV] = '1'). Locked sectors are ignored by MISR calculation and ECC flagging. The results of the margin reads can be checked comparing checksum value in UMISR0–1.

The Margin Read Setup operation consists of the following sequence of events:

1. Set UTE in UT0 by writing the related password in UT0.
2. Select the block(s) to be checked by writing 1s to the appropriate register(s) in LMS.
Note that Lock and Select are independent. If a block is selected and locked, no Margin Read occurs.
3. Set eventually UT0[AIS] bit for a sequential addressing only.
4. Change the value in the UT0[MRE] bit from 0 to 1.
5. Select the Margin level: UT0[MRV] = 0 for 0's margin, UT0[MRV] = 1 for 1's margin.
6. Write a logic 1 to the UT0[AIE] bit to start the Margin Read Setup or skip to step 6 to terminate.
7. Wait until the UT0[AID] bit goes high.
8. Compare UMISR0–1 content with the expected result.
9. Write a logic 0 to the UT0[AIE] UT0[MRE] and UT0[MRV] bits.

It is recommended to leave UT0[AIS] at 1 and use the linear address sequence and take less time.

While UT0[AID] is low and UT0[AIE] is high, the user may clear AIE, resulting in a Margin mode abort. UT0[AID] must be checked to know when the aborting command has completed.

Example 8-6. Margin Read Setup versus 1's

```

UT0          = 0xF9F99999;          /* Set UTE in UT0: Enable User Test */
UT0          = 0x80000020;          /* Set MRE in UT0: Select Operation */
UT0          = 0x80000030;          /* Set MRV in UT0: Select Margin versus 1's */
UT0          = 0x80000032;          /* Set AIE in UT0: Operation Start */
do
/* Loop to wait for AID=1 */
{ tmp                = UT0;          /* Read UT0 */
} while ( !(tmp & 0x00000001) );
data0        = UMISR0;              /* Read UMISR0 content*/
data1        = UMISR1;              /* Read UMISR1 content*/
UT0          = 0x00000000;          /* Reset UTE, AIE, MRE, MRV in UT0: Deselect Operation*/

```

8.3.2.3 ECC logic check

ECC logic can be checked by forcing the input of ECC logic, the 32 bits of data and the 7 bits of ECC syndrome can be individually forced and they will drive simultaneously at the same value the ECC logic of the word.

The results of the ECC logic check can be verified by reading the MISR value.

The ECC logic check operation consists of the following sequence of events:

1. Set UTE in UT0 by writing the related password in UT0.
2. Write in UT1[DAI31–0] Word Input value.
3. Write in UT0[DSI6–0] the Syndrome Input value.
4. Select the ECC logic check: write a logic 1 to the UT0[EIE] bit.
5. Write a logic 1 to the UT0[AIE] bit to start the ECC logic check.
6. Wait until the UT0[AID] bit goes high.
7. Compare UMISR0–1 content with the expected result.
8. Write a logic 0 to the UT0[AIE] bit.

Notice that when UT0[AID] is low UMISR0–1, UT1 and bits MRE, MRV, EIE, AIS and DSI6–0 of UT0 are not accessible. Reads return indeterminate data, and writes have no effect.

Example 8-7. ECC logic check

```

UT0          = 0xF9F99999;          /* Set UTE in UT0: Enable user test */
UT1          = 0x55555555;          /* Set DAI31-0 in UT1: Word input data */
UT0          = 0x80380000;          /* Set DSI6-0 in UT0: Syndrome input data */
UT0          = 0x80380008;          /* Set EIE in UT0: Select ECC logic check */
UT0          = 0x8038000A;          /* Set AIE in UT0: Operation start */
do
/* Loop to wait for AID=1 */
{ tmp                = UT0;          /* Read UT0 */
} while ( !(tmp & 0x00000001) );
data0        = UMISR0;              /* Read UMISR0 content (expected 0x55555555) */
UT0          = 0x00000000;          /* Reset UTE, AIE and EIE in UT0: Operation end */

```

8.3.3 Error Correction Code (ECC)

The flash memory modules use ECC to improve the reliability of the data stored in flash memory. This circuitry provides correction of single-bit faults and is used to achieve automotive reliability targets. Some units will experience single-bit corrections throughout the life of the product with no impact to product reliability. For the code flash memory module, word size is fixed at 64 bits. Each 64-bit double word is associated with 8 ECC bits that are programmed to guarantee a Single-bit Error Correction and a Double-bit Error Detection (SEC-DED).

For the data flash memory module, word size is fixed at 32 bits. Each 32-bit word is associated with 7 ECC bits that are programmed to guarantee SEC-DED.

8.3.3.1 ECC algorithms features

The flash memory module ECC algorithm supports the following features:

- All '0's Error—The All '0's Error Algorithm detects as a Double ECC error any word in which all 72 bits (code flash memory) or 39 bits (data flash memory) are 0s.
- All '1's No Error—The All '1's No Error Algorithm detects as valid any word read on a just erased sector in which all 72 bits (code flash memory) or 39 bits (data flash memory) are 1s. This option allows performing a blank check after a sector erase operation.

8.3.3.2 Bit manipulation

8-bit clears (by byte) are allowed on any erased word maintaining valid the syndrome of the word. 8-bit clears can be done on any byte of the word without a specific order. This feature is intended as a counter for EE-Emulation.

Example 8-8. Data patterns with the same ECC syndrome (equal to 0x7F)

```

0xFFFFFFFF -> 7F
0xFFFFFFFF00 -> 7F
0xFFFF00FF -> 7F
0xFF00FFFF -> 7F
0x00FFFFFF -> 7F
0xFFFF0000 -> 7F
0x0000FFFF -> 7F
0xFF000000 -> 7F
0x000000FF -> 7F
0x00000000 -> 7F

```

In case flagging method is required for more than 4 writes, the following sequence allows up to 7 pattern with the same ECC syndrome.

Example 8-9. Enhanced flagging

```

0xFFFFFFFF -> 7F
0xFFFFFFFFB1 -> 7F
0xFFFFFFFF00 -> 7F
0xFFACFF00 -> 7F
0xFF00FF00 -> 7F
0xCA00FF00 -> 7F

```

0x0000FF00 -> 7F
 0x00000000 -> 7F

8.3.3.2.1 3-bit error detection

40.21% of the possible 3-bit errors are detected as Double-bit ECC errors. 59.79% of the possible 3-bit errors are instead detected as Single-bit ECC errors and miscorrected.

8.3.3.2.2 EEPROM emulation (code flash memory)

The chosen ECC algorithm allows some bit manipulations so that a double word can be rewritten several times without needing an erase of the sector. This allows to use a double word to store flags useful for the Emulation.

As an example, the chosen ECC algorithm allows starting from an All '1's double word value and rewriting whichever of its four 16-bit half-words to an All '0's content by keeping the same ECC value.

Table 8-32 shows a set of double words sharing the same ECC value:

Table 8-32. Bit manipulation: double words with the same ECC value

Double word	ECC All '1's error	ECC All '1's no error
0xFFFF_FFFF_FFFF_FFFF	0x3F	0xFF
0xFFFF_FFFF_FFFF_0000	0x3F	0xFF
0xFFFF_FFFF_0000_FFFF	0x3F	0xFF
0xFFFF_0000_FFFF_FFFF	0x3F	0xFF
0x0000_FFFF_FFFF_FFFF	0x3F	0xFF
0xFFFF_FFFF_0000_0000	0x3F	0xFF
0xFFFF_0000_FFFF_0000	0x3F	0xFF
0x0000_FFFF_FFFF_0000	0x3F	0xFF
0xFFFF_0000_0000_FFFF	0x3F	0xFF
0x0000_FFFF_0000_FFFF	0x3F	0xFF
0x0000_0000_FFFF_FFFF	0x3F	0xFF
0xFFFF_0000_0000_0000	0x3F	0xFF
0x0000_FFFF_0000_0000	0x3F	0xFF
0x0000_0000_0000_0000	0x3F	0xFF

When some flash memory sectors are used to perform an Emulation, it is recommended for safety reasons to reserve at least 3 sectors to this purpose.

8.3.4 Protection strategies

Two kind of protections are available: modify protection avoids unwanted program/erase in flash memory sectors. The Censored mode avoids piracy, and must be managed by the associated code flash memory module embedded in the same device.

8.3.4.1 Modify protection

The flash memory modify protection information is stored in nonvolatile flash memory cells located in the test flash memory block. This information is read once during the flash memory initialization phase following the exit from Reset and they are stored in volatile registers that act as actuators. The reset state of all the volatile modify protection registers is the protected state.

All the nonvolatile modify protection registers can be programmed through a normal word program operation at the related locations in test flash memory. The nonvolatile modify protection registers cannot be erased.

- The nonvolatile modify protection registers are physically located in test flash memory: their bits can be programmed to '0' only once and they can no more be restored to '1'.
- The volatile modify protection registers are read/write registers whose bits can be written at '0' or '1' by the user application

A software mechanism is provided to independently lock/unlock each Low, Mid Address Space Block against program and erase.

Software locking is done through the LML (Low/Mid Address Space Block Lock Register). An alternate means to enable software locking for blocks of Low Address Space only is through the SLL (Secondary Low/Mid Address Space Block Lock Register).

All these registers have a nonvolatile image stored in test flash memory (NVLML, NVSLL), so that the locking information is kept on reset.

On delivery, the test flash memory nonvolatile image is at all 1's, meaning that all sectors are locked.

By programming the nonvolatile locations in test flash memory, the selected sectors can be unlocked.

As the test flash memory is One Time Programmable (i.e., not erasable), once unlocked, the sectors cannot be locked again.

Of course, on the contrary, all the volatile registers can be written at 0 or 1 at any time, therefore the user application can lock and unlock sectors when desired.

8.3.4.2 Censored mode

The Censored mode information is stored in nonvolatile flash memory cells located in the shadow sector. This information is read once during the flash memory initialization phase following the exit from Reset and is stored in volatile registers that act as actuators.

The reset state of all the volatile Censored mode registers is the protected state.

All the nonvolatile Censored mode registers can be programmed through a normal double word Program operation at the related locations in the shadow sector. The nonvolatile Censored mode registers can be erased by erasing the shadow sector.

- The nonvolatile Censored mode registers are physically located in the shadow sector: their bits can be programmed to ‘0’ and eventually restored to ‘1’ by erasing the shadow sector.
- The volatile Censored mode registers are registers not accessible by the user application.

The flash memory module provides two levels of protection against piracy:

- If bits CW15–0 of NVSCI0 are programmed at 0x55AA and NVSC1 = NVSCI0, the Censored mode is disabled, while all the other possible values enable the Censored mode.
- If bit SC15–0 of NVSCI0 are programmed at 0x55AA and NVSC1 = NVSCI0, the Public Access is Disabled, while all the other possible values enable the public access.

The parts are delivered to the user with Censored mode and public access disabled.

NOTE

In a secured device, starting with a serial boot, it is possible to read the content of the four flash memory locations where the RCHW is stored.

For example, if the RCHW is stored at address 0x0000_0000, the reads at addresses 0x0000_0000, 0x0000_0004, 0x0000_0008, and 0x0000_000C return a correct value. Any other flash memory address is not readable.

The chosen flash memory ECC algorithm allows to modify the censorship status without erasing the shadow sector, as shown in [Table 8-33](#).

Table 8-33. Bits Manipulation: Censorship Management

Censored mode	Public Access	NVSCI0	NVSCI1
Enabled	Enabled	0xFFFF_FFFF	0xFFFF_FFFF
Disabled	Enabled	0xFFFF_55AA	0xFFFF_55AA
Enabled	Disabled	0x55AA_FFFF	0x55AA_FFFF
Disabled	Disabled	0x55AA_55AA	0x55AA_55AA
Enabled	Disabled	0x55AA_0000	0x55AA_0000
Disabled	Enabled	0x0000_55AA	0x0000_55AA
Enabled	Enabled	0x0000_0000	0x0000_0000

Chapter 9

Multi-Layer AHB Crossbar Switch (XBAR)

9.1 Introduction

The PXS30 has three instantiations of the Multi-Layer AHB Crossbar Switch (XBAR), referred to as XBAR_0, XBAR_1, and XBAR_2. The XBAR is a duplicated periphery to guarantee achieving safety targets (SIL3).

The main features of XBAR_0 and XBAR_1 are:

- Four master ports each for XBAR_0 and XBAR_1 in Lock Step Mode (LSM)
- Five master ports each for XBAR_0 and XBAR_1 in Decoupled Parallel Mode (DPM)
- Four slave ports each for XBAR_0 and XBAR_1
- Support for four concurrent transfers
- Read-only slave port access protection
- Programmable parking control
- Programmable priorities for different masters
- Configuration support for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM)

The main features of XBAR_2 are:

- Three master ports
- Three slave ports
- Support for three concurrent transfers
- 64-bit wide data path
- Support for round-robin and fixed priority arbitration scheme
- Supported for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM)

9.1.1 Logical master IDs

Table 9-1 defines the logical master IDs used for the PXS30 XBAR masters in Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). The logical master IDs for the two cores are different in DPM so that they both can access the same XBAR.

Table 9-1. Logical master IDs

Master	Logical master ID	
	LSM	DPM
e200z7_0 core complex Instruction port e200z7_0 core complex Load/Store port	0	0
e200z7_1 core complex Instruction port e200z7_1 core complex Load/Store port		1

Table 9-1. Logical master IDs (continued)

Master	Logical master ID	
	LSM	DPM
DMA_0	2	2
DMA_1		6
FlexRay	3	
Ethernet (FEC)	4	
PDI	5	
e200z7_0 core Nexus	8 ¹	8 ¹
e200z7_1 core Nexus		9 ¹

NOTES:

¹ HMASTER[3] is not used at the MPU. Therefore the MPU cannot differentiate between core and Nexus accesses to slave ports.

9.1.2 Master port allocation

Table 9-2 defines the XBAR_0 and XBAR_1 master port allocation for the PXS30.

Table 9-2. XBAR_0 and XBAR_1 master port allocation

XBAR master port	Lock Step Mode		Decoupled Parallel Mode	
	XBAR_0 module	XBAR_1 module	XBAR_0 module	XBAR_1 module
M0 ¹	Core_0 complex Instruction port	Core_1 complex Instruction port	Core_0 complex Instruction port	Core_1 complex Instruction port
M1 ¹	Core_0 complex Load/Store port + Nexus port	Core_1 complex Load/Store port + Nexus port	Core_0 complex Load/Store port + Nexus port	Core_1 complex Load/Store port + Nexus port
M2 ¹	From XBAR_2	From XBAR_2	From XBAR_2	From XBAR_2
M3 ¹	FlexRay	FlexRay	FlexRay	FlexRay
M4	not implemented on device			
M5	not implemented on device			
M6 ²	not implemented in LSM		Core_1 complex Load/Store port + Nexus port	Core_0 complex Load/Store port + Nexus port
M7	not implemented on device			

NOTES:

¹ Unchanged for LSM and DPM.

² This master is dependent on DPM.

Table 9-3 defines the XBAR_2 master port allocation for the PXS30. These masters are mode-independent in LSM and DPM.

Table 9-3. XBAR_2 master port allocation

XBAR_2 master port	Lock Step and Decoupled Parallel Mode
	XBAR_2 module
M0	DMA_0
M1	DMA_1
M2	PDI
M3	Ethernet (FEC)

9.1.3 Slave port allocation

Table 9-4 defines the XBAR slave port allocation for the PXS30.

Table 9-4. XBAR_0 and XBAR_1 slave port allocation

XBAR slave port	Lock Step Mode		Decoupled Parallel Mode	
	XBAR_0 module	XBAR_1 module	XBAR_0 module	XBAR_1 module
S0	PFLASH_0_PORT_0	PFLASH_1_PORT_1 ¹	PFLASH_0_PORT_0 PFLASH_1_PORT_0	PFLASH_0_PORT_1 PFLASH_1_PORT_1 ²
S1	not implemented on device			
S2	SRAMC_0	SRAMC_1	SRAMC_0	SRAMC_1
S3	EBI/DRAMC	EBI/DRAMC	EBI/DRAMC	EBI/DRAMC
S4	not implemented on device			
S5	not implemented on device			
S6	not implemented on device			
S7	PBRIDGE_0	PBRIDGE_1	PBRIDGE_0	PBRIDGE_1

NOTES:

¹ This slave is dependent on LSM.

² This slave is dependent on DPM.

Table 9-5. XBAR_2 slave port allocation

XBAR master port	Lock Step and Decoupled Parallel Mode
	XBAR_2 module
S0	To Master Port XBAR_0
S1	To Master Port XBAR_1
S2	To DRAMC Port 0
S3–S7	not allocated

9.2 XBAR registers

This section provides information on XBAR registers.

Table 9-6 shows the base addresses for the XBAR modules. Table 9-7 shows the memory map for the XBAR program-visible registers.

Table 9-6. XBAR module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	XBAR_0	0xFFFF0_4000
	XBAR_1	
Decoupled Parallel Mode (DPM)	XBAR_0	0xFFFF0_4000 (same as LSM)
	XBAR_1	0x8FF0_4000

NOTE

XBAR_2 is not memory-mapped and thus not configurable. The default settings for XBAR_2 provide fully functional connectivity for its master and slave ports.

Table 9-7. XBAR memory map

Offset from XBAR_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Master Priority Register for Slave port 0 (MPR0)	R/W	0x0400_3210	on page 9-5
0x0004–0x000F	Reserved			
0x0010	General Purpose Control Register for Slave port 0 (SGPCR0)	R/W	0x0000_0000	on page 9-6
0x0014–0x01FF	Reserved			
0x0200	Master Priority Register for Slave port 2 (MPR2)	R/W	0x0400_3210	on page 9-5
0x0204–0x020F	Reserved			
0x0210	General Purpose Control Register for Slave port 2 (SGPCR2)	R/W	0x0000_0000	on page 9-6
0x0214–0x02FF	Reserved			
0x0300	Master Priority Register for Slave port 3 (MPR3)	R/W	0x0400_3210	on page 9-5
0x0304–0x030F	Reserved			
0x0310	General Purpose Control Register for Slave port 3 (SGPCR3)	R/W	0x0000_0000	on page 9-6
0x0314–0x06FF	Reserved			
0x0700	Master Priority Register for Slave port 7 (MPR7)	R/W	0x0400_3210	on page 9-5
0x0704–0x070F	Reserved			

Table 9-7. XBAR memory map (continued)

Offset from XBAR_BASE	Register	Access ¹	Reset Value ²	Location
0x0710	General Purpose Control Register for Slave port 7 (SGPCR7)	R/W	0x0000_0000	on page 9-6
0x0714–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

9.2.1 Register summary

There are two registers that reside in each slave port of the XBAR. These registers are IP bus compliant registers. Read and write transfers both require two IP bus clock cycles. The registers can only be read from and written to in supervisor mode. Additionally, these registers can only be read from or written to by 32-bit accesses.

The registers are fully decoded and an error response is returned if an unimplemented location is accessed within the XBAR.

The slave registers also feature the RO bit that, when written with a 1, prevents the registers from being written to again. The registers are still readable, but future write attempts have no effect on the registers and are terminated with an error response.

9.2.2 XBAR register descriptions

The following paragraphs provide detailed descriptions of the various XBAR registers.

9.2.2.1 Master Priority Register *n* (MPR_{*n*})

The Master Priority Register *n* (MPR_{*n*}) sets the priority of each master port on a per slave port basis and resides in each slave port.




Figure 9-1. Master Priority Register *n* (MPR_{*n*})

Table 9-8. MPR_n field descriptions

Field	Description
MSTR_6	Master 6 Priority. These bits set the arbitration priority for master port 6 on the associated slave port. These bits are initialized by hardware reset. The reset value is 0b100. 000 This master has the highest priority when accessing the slave port. ... 111 This master has the lowest priority when accessing the slave port.
MSTR_3	Master 3 Priority. These bits set the arbitration priority for master port 3 on the associated slave port. These bits are initialized by hardware reset. The reset value is 0b011. 000 This master has the highest priority when accessing the slave port. ... 111 This master has the lowest priority when accessing the slave port.
MSTR_2	Master 2 Priority. These bits set the arbitration priority for master port 2 on the associated slave port. These bits are initialized by hardware reset. The reset value is 0b010. 000 This master has the highest priority when accessing the slave port. ... 111 This master has the lowest priority when accessing the slave port.
MSTR_1	Master 1 Priority. These bits set the arbitration priority for master port 1 on the associated slave port. These bits are initialized by hardware reset. The reset value is 0b001. 000 This master has the highest priority when accessing the slave port. ... 111 This master has the lowest priority when accessing the slave port.
MSTR_0	Master 0 Priority. These bits set the arbitration priority for master port 0 on the associated slave port. These bits are initialized by hardware reset. The reset value is 0b000. 000 This master has the highest priority when accessing the slave port. ... 111 This master has the lowest priority when accessing the slave port.

The MPR_n can only be accessed in supervisor mode with 32-bit accesses. Once the RO (Read Only) bit has been set in the Slave General Purpose Control Register (SGPCR_n), the MPR_n can only be read. Attempts to write to it have no effect on the MPR_n, and result in an error response.

NOTE

No two available master ports may be programmed with the same priority level. Attempts to program two or more available masters with the same priority level result in an error response, and the MPR_n is not updated.

9.2.2.2 Slave General Purpose Control Register (SGPCR_n)

The Slave General Purpose Control Register *n* (SGPCR_n) controls several features of each slave port.

Once set, the RO bit prevents any registers associated with this slave port from being written. This bit may be written with 0 as many times as the user desires, but once it is written to a 1, only a reset condition allows it to be written again.

The Halt Low Priority (HLP) bit sets the priority of the **max_halt_request** input to the lowest possible priority for initial arbitration of the slave ports. By default it is the highest priority. Setting this bit does not affect the **max_halt_request** from attaining highest priority once it has control of the slave ports.

The PCTL bits determine how the slave port is parked when no master is actively making a request. The available options are to park on the master defined by the PARK bits, park on the last master to use the slave port, or go into a low-power park mode that forces all the outputs of the slave port to inactive states when no master is requesting an access. The low-power park feature can result in an overall power savings if a the slave port is not saturated; however, it forces an extra clock of latency whenever any master tries to access it when it is not in use because it is not parked on any master.

The PARK bits determine which master the slave parks on when no master is making an active request and the **max_halt_request** input is negated. Please use caution to only select master ports that are actually present in the design. If the user programs the PARK bits to a master not present on the device, undefined behavior can result.

Address Base + 0x0010 (SGPCR0)				Base + 0x0310 (SGPCR3)								Access: Supervisor read/write; User read-only							
: Base + 0x0210 (SGPCR2)				Base + 0x0710 (SGPCR7)															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R	RO	HLP	0	0	0	0	0	0	0	HPE	0	0	HPE	HPE	HPE	HPE			
W									6				3	2	1	0			
Reset	0 ¹	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
R	0	0	0	0	0	0	ARB		0	0	PCTL		0	PARK					
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Figure 9-2. Slave General Purpose Control Register *n* (SGPCR*n*)

NOTES:

¹ Once the RO bit is written to a 1, only a hardware reset returns it to a 0.

Table 9-9. SGPCR*n* field descriptions

Field	Description
RO	Read Only. This bit forces all of a slave port's registers to be read-only. Once written to 1, it can only be cleared by hardware reset. This bit is initialized by hardware reset. The reset value is 0b0. 0 All this slave port's registers can be written. 1 All this slave port's registers are read-only and cannot be written. Attempted writes have no effect, and result in an error response.
HLP	Halt Low Priority. This bit sets the initial arbitration priority of the max_halt_request input. This bit is initialized by hardware reset. The reset value is 0b0. 0 The max_halt_request input has the highest priority for arbitration on this slave port. 1 The max_halt_request input has the lowest initial priority for arbitration on this slave port.
HPE _x	High Priority Enable. These bits are used to enable the mX_high_priority inputs for the respective master. These bits are initialized by hardware reset. The reset value is 0b0. 0 The mX_high_priority input is disabled on this slave port. 1 The mX_high_priority input is enabled on this slave port.

Table 9-9. SGPCR n field descriptions (continued)

Field	Description
ARB	Arbitration mode. These bits are used to select the arbitration policy for the slave port. These bits are initialized by hardware reset. The reset value is 0b00. 00 Fixed priority. 01 Round-robin (rotating) Priority. 10 Reserved. 11 Reserved.
PCTL	Parking control. These bits determine the parking control used by this slave port. These bits are initialized by hardware reset. The reset value is 0b00. 00 When no master is making a request, the arbiter parks the slave port on the master port defined by the PARK bit field. 01 When no master is making a request, the arbiter parks the slave port on the last master to be in control of the slave port. 10 When no master is making a request, the arbiter parks the slave port on no master and drives all outputs to a constant safe state. 11 Reserved.
PARK	PARK. These bits are used to determine which master port this slave port parks on when no masters are actively making requests and the PCTL bits are set to 00. These bits are initialized by hardware reset. The reset value is 0b000. 000 Park on Master Port 0. 001 Park on Master Port 1. 010 Park on Master Port 2. 011 Reserved. 100 Reserved. 101 Reserved. 110 Park on Master Port 6. 111 Reserved.

The SGPCR n can only be accessed in supervisor mode with 32-bit accesses. Once the RO bit has been set in the SGPCR n , the SGPCR n can only be read. Attempts to write to it have no effect on the SGPCR n , and result in an error response.

9.3 Overview

This section provides an overview of the generic multi-layer AHB crossbar switch (XBAR). The purpose of the XBAR is to concurrently support up to eight simultaneous connections between master ports and slave ports. The XBAR supports a 32-bit address bus width and a 64-bit data bus width at all master and slave ports.

9.3.1 Features

The XBAR has the ability to gain control of all the slave ports and prevent any masters from making accesses to the slave ports. This feature is useful when the user wishes to turn off the clocks to the system and needs to ensure that bus activity is not interrupted.

The XBAR can put each slave port into a low-power park mode so that slave port does not dissipate any power transitioning address, control, or data signals when not being actively accessed by a master port.

Each slave port can also support multiple master priority schemes. Each slave port has a hardware input that selects the master priority scheme so the user can dynamically change master priority levels on a slave port by slave port basis.

The XBAR allows for concurrent transactions to occur from any master port to any slave port. It is possible for all master ports and slave ports to be in use at the same time as a result of independent master requests. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions.

9.3.2 Limitations

The XBAR routes bus transactions initiated on the master ports to the appropriate slave ports. No provision is included to route transactions initiated on the slave ports to other slave ports or to master ports. Simply put, the slave ports do not support the bus request/bus grant protocol. The XBAR assumes it is the sole master of each slave port.

Since the XBAR does not support the bus request/bus grant protocol, if multiple masters are to be connected to a single master port, an external arbiter needs to be used. In the case of a single master connecting to a master port, the single master's bus grant signal must be tied off in the asserted state.

Undefined length burst transfers are not supported on the XBAR for the PXS30 device.

9.3.3 General operation

When a master accesses the XBAR, the access is immediately taken by the XBAR. If the targeted slave port of the access is available, then the access is immediately presented on the slave port. It is possible to make single-clock (0 wait state) accesses through the XBAR. If the targeted slave port of the access is busy or parked on a different master port, the requesting master sees wait states inserted (**h**ready held negated) until the targeted slave port can service the master's request. The latency in servicing the request depends on each master's priority level and the responding peripheral's access time.

Since the XBAR appears to be just another slave to the master device, the master device has no knowledge of whether or not it actually owns the slave port it is targeting. While the master does not have control of the slave port it is targeting, it is wait-stated.

A master is given control of the targeted slave port only after a previous access to a different slave port has completed, regardless of its priority on the newly targeted slave port. This prevents deadlock from occurring when a master has an outstanding request to one slave port that has a long response time, has a pending access to a different slave port, and a lower priority master is also making a request to the same slave port as the pending access of the higher priority master.

Once the master has control of the slave port it is targeting, the master remains in control of that slave port until it gives up the slave port by running an IDLE cycle or by leaving that slave port for its next access. The master could also lose control of the slave port if another higher priority master makes a request to the slave port; however, if the master is running a locked or fixed length burst transfer, it retains control of the slave port until that transfer is completed.

The XBAR terminates all master IDLE transfers (as opposed to allowing the termination to come from one of the slave buses). Additionally, when no master is requesting access to a slave port, the XBAR drives IDLE transfers onto the slave bus, even though a default master may be granted access to the slave port. When the XBAR is controlling the slave bus (that is, during low-power park or halt mode), the **hmaster** field indicates 4'b0000.

When a slave bus is being IDLEd by the XBAR, it can park the slave port on the master port indicated by the PARK bits in the SGPCR (Slave General Purpose Control Register). This can be done in an attempt to save the initial clock of arbitration delay that would otherwise be seen if the master had to arbitrate to gain control of the slave port. The slave port can also be put into low-power park mode to save power.

9.3.4 Coherency

Since the content of the registers has a real time effect on the operation of the XBAR, it is important for the user to understand that any register modifications take effect as soon as the register is written. The values of the registers do not track with slave port-related AHB accesses but instead track only with IP bus accesses.

9.3.5 XBAR_2 configuration

This section describes in more detail the functionality of the XBAR_2, which has limited functionality compared to XBAR_0 and XBAR_1.

The XBAR_2 arbitration scheme is selectable between round-robin and fixed priority. The configuration is controlled by the MUDCR[MUDCR0] bit in the ECSM (see [Section 23.3.2.6, Miscellaneous User-Defined Control Register \(MUDCR\)](#)). In LSM, both ECSMs provide this information, which is then compared by an RCCU pair. The output of ECSM_0 controls the XBAR_2 configuration. In DPM, only ECSM_0 configures the arbitration scheme.

The following configuration is used for the master parking:

- Slave Port 0 is parked on DMA_0
- Slave Port 1 is parked on DMA_1
- Slave Port 2 is parked on PDI at reset, and during normal operation parks on the last master to access it

In fixed priority mode, the FEC has the highest priority, followed by the PDI, then DMA_1, and lastly DMA_0.

9.3.6 Port splitter

A port splitter is used in front of the EBI and the DRAMC port 1 that splits accesses coming from XBAR_0 to the EBI or to the DRAMC port 1, based on the address.

9.3.7 Arbitration

The XBAR supports two arbitration schemes: a simple fixed-priority comparison algorithm, and a simple round-robin fairness algorithm. The arbitration scheme is independently programmable for each slave port.

9.3.7.1 Fixed-priority operation

When operating in fixed-priority mode, each master is assigned a unique priority level in the MPR_n (Master Priority Register n). If two masters both request access to a slave port, the master with the highest priority in the selected priority register gains control over the slave port.

Any time a master makes a request to a slave port the slave port checks to see if the new requesting master's priority level is higher than that of the master that currently has control over the slave port (unless the slave port is in a parked state). The slave port does an arbitration check at every clock edge to ensure that the proper master (if any) has control of the slave port.

If the new requesting master's priority level is higher than that of the master that currently has control of the slave port, the new requesting master is granted control over the slave port at the next clock edge. The exception to this rule is if the master that currently has control over the slave port is running a fixed length burst transfer or a locked transfer. In this case, the new requesting master must wait until the end of the burst transfer or locked transfer before it is granted control of the slave port.

If the new requesting master's priority level is lower than that of the master that currently has control of the slave port, the new requesting master is forced to wait until the master that currently has control of the slave port either runs an IDLE cycle or runs a non IDLE cycle to a location other than the current slave port.

9.3.7.2 Round-robin priority operation

When operating in round-robin mode, each master is assigned a relative priority based on the master number. This relative priority is compared to the ID of the last master to perform a transfer on the slave bus. The highest priority requesting master becomes owner of the slave bus at the next transfer boundary (accounting for locked and fixed-length burst transfers). Priority is based on how far ahead the ID of the requesting master is to the ID of the last master (ID is defined by master port number, not the **hmaster** field).

Once granted access to a slave port, a master may perform as many transfers as desired to that port until another master makes a request to the same slave port. The next master in line is granted access to the slave port at the next assertion of **sX_hready**, or possibly on the next clock cycle if the current master has no pending access request.

As an example of arbitration in round-robin mode, assume the XBAR is implemented with master ports 0, 1, 4, and 5. If the last master of the slave port was master 1, and master 0, 4 and 5 make simultaneous requests, they are serviced in the order 4, 5 and then 0.

Parking may still be used in a round-robin mode, but does not affect the round-robin pointer unless the parked master actually performs a transfer. Handoff occurs to the next master in line after one cycle of arbitration. If the slave port is put into low-power park mode, the round-robin pointer is reset to point at master port 0, giving it the highest priority.

Each master port has an **mX_high_priority** input that can be enabled by writing the correct data to the SGPCR. If a master's **mX_high_priority** input is enabled for a slave port programmed for round-robin mode, that master can force the slave port into fixed priority mode by asserting its **mX_high_priority** input while making a request to that particular slave port. While that (or any enabled) master's **mX_high_priority** input is asserted while making an access attempt to that particular slave port, the slave port remains in fixed priority mode. Once that (or any enabled) master's **mX_high_priority** input is negated, or the master no longer attempts to make accesses to that particular slave port, the slave port reverts back to round-robin priority mode and the pointer is set on the last master to access the slave port.

9.3.8 Priority assignment

Each master port needs to be assigned a unique 3-bit priority level. If an attempt is made to program multiple master ports with the same priority level within a register (using the MPR_n) the XBAR responds with an error and the registers are not updated.

9.3.8.1 Priority elevation

The XBAR has a hardware input per master port (**mX_high_priority**) that temporarily elevates the master's priority level on all slave ports. When the master's **mX_high_priority** input is asserted, the master port automatically has higher priority than all other master ports that do not have their **mX_high_priority** input asserted, regardless of the priority levels programmed in the MPR_n . If multiple master ports have their **mX_high_priority** input asserted, they all have higher priority than all master ports that do not have their **mX_high_priority** inputs asserted. The MPR_n priority level determines which master port that has its **mX_high_priority** input asserted has the highest priority on a slave port by slave port basis.

This functionality is useful because it allows the user to automatically elevate a master port's priority level throughout the XBAR in order to quickly perform temporary tasks such as servicing interrupts.

The HPE_x bits must be set in the SGPCR in the slave port in order for the **mX_high_priority** inputs to be received by the slave port.

9.3.9 Master port functionality

9.3.9.1 General

Each master port consists of two decoders, a capture unit, a register slice, a mux and a small state machine.

The first decoder is used to decode the **mX_hsel_slv** and control signals coming directly from the master, telling the state machine where the master's next access will be and if it is in fact a legal access. The second decoder receives its input from the capture unit, so it may be looking directly at the signals coming from the master or it may be looking at captured signals coming from the master, depending entirely on the state of the targeted slave port. The second decoder is then used to generate the access requests that go to the slave ports.

The capture unit is used to capture the address and control information coming from the master in the event that the targeted slave port cannot immediately service the master. The capture unit is controlled by outputs

from the state machine, which tells it to either pass through the original master signals or the captured signals.

The register slice contains the registers associated with the specific master port. The registers have a quasi-IP bus interface at this level for reads and writes and the outputs feed directly into the state machine.

The mux selects which slave's read data is sent back to the master. The mux is controlled by the state machine.

The state machine controls all aspects of the master port. It knows which slave port the master wants to make a request to and controls when that request is made. It also has knowledge of each slave port, knowing whether or not the slave port is ready to accept an access from the master port. This determines whether the master may immediately have its request taken by the slave port or whether the master port must capture the master's request and queue it at the slave port boundary.

9.3.9.2 Master port decoders

The decoders are very simple as they ensure an access request is allowed to be made and that the slave port targeted is actually present in the design. The decoders feeding the state machine are always enabled. The decoders that select the slave are enabled only when the master port controlling state machine wants to make a request to a slave port. This is necessary so that if a master port is making an access to a slave port and is being wait stated, and its next access is to a different slave port, the request to the second slave port can be held off until the access to the first slave port is terminated.

The decoders also output a "hole decode" or illegal access signal that tells the state machine if the master is trying to access a slave port that does not exist.

9.3.9.3 Master port capture unit

The capture unit captures the state of the master's address and control signals if the XBAR cannot immediately pass the master's request through to the proper slave port. The capture unit consists of a set of flops and a mux that selects either the asynchronous path from address and control or the flopped (captured) address and control information.

9.3.9.4 Master port registers

The registers in the master port are only those registers associated with this particular master port. The read and write interface for the registers is a quasi-IP bus interface. It is not a full IP bus interface at this level because not all the IP bus signals are routed this deep in the design.

A register control block at the same level of the master port and slave port instantiations in the XBAR ensures that all accesses are 32-bit supervisor accesses before passing them on to the master ports.

The register outputs are connected directly to the state machine.

9.3.9.5 Master port state machine

9.3.9.5.1 Master port state machine states

The master side state machine's main function is to monitor the activities of the master port. The state machine has six states: **busy**, **idle**, **waiting**, **stalled**, **steady state**, **first cycle error response** and **second cycle error response**.

The **busy** state is used when the master runs a BUSY cycle to the master port. The master port maintains its request to the slave port if it currently owns the slave port; however, if it loses control of the slave port it no longer maintains its request. If the master port loses control of the slave port, it is not allowed to make another request to the slave port until it runs a NSEQ or SEQ cycle.

The **idle** state is used when the master runs a valid IDLE cycle to the master port. The master port makes no requests to the slave ports (disables the slave port decoder) and terminates the IDLE cycle.

The **waiting** state is used when the **hsel** signal is negated to the master port, indicating the master is running valid cycles to a local slave other than the XBAR. In this case the max disables the slave port decoder and holds **hresp** and **hready** negated.

The **stalled** state is used when the master makes a request to a slave port that is not immediately ready to receive the request. In this case, the state machine directs the capture unit to send out the captured address and control signals, and enables the slave port decoder to indicate a pending request to the appropriate slave port.

The **steady** state is used when the master port and slave port are in fully asynchronous mode, making the XBAR completely transparent in the access. The state machine selects the appropriate slave's **hresp**, **hready** and **hrdata** to pass back to the master.

The **first cycle error response** and **second cycle error response** states are self explanatory. The XBAR responds with an error response to the master if the master tries to access an unimplemented memory location through the XBAR (that is, a slave port that does not exist).

9.3.9.5.2 Master port state machine slave swapping

The design of the master side state machine is fairly straightforward. The one real decision to be made is how to handle the master moving from one slave port access to another slave port access. The approach that was taken is to minimize or eliminate when possible any "bubbles" that would be inserted into the access due to switching slave ports.

The state machine does not allow the master to request access to another slave port until the current access being made is terminated. This prevents a single master from owning two slave ports at the same time (the slave port it is currently accessing and the slave port it wishes to access next).

The state machine also maintains watch on the slave port the master is accessing as well as the slave port the master wishes to switch to. If the new slave port is parked on the master, then the master can make the switch without incurring any delays. The termination of the current access also acts as the launch of the new access on the new slave port. If the new slave port is not parked on the master, then the master incurs a minimum one clock delay before it can launch its access on the new slave port.

This is the same for switching from the **busy**, **idle** or **waiting** state to actively accessing a slave port. If the slave port is parked on the master, the state machine goes to the **steady** state and the access begins immediately. If the slave port is not parked on the master (serving another master, parked on another master or in low-power park mode), then the state machine transitions to the **stalled** state and at least a one clock penalty is incurred.

9.3.10 Slave port functionality

9.3.10.1 General

Each slave port consists of a register slice, a bank of muxes, and a state machine.

The register slice contains the registers associated with the specific slave port. The registers have a quasi-IP bus interface at this level for reads and writes and the outputs feed directly into the state machine.

The muxes are a series of 8-to-1 muxes that take in all the address, control and write data information from each of the master ports and then pass the correct master's signals to the slave port. The state machine controls all the muxes.

The state machine is where the main slave port arbitration occurs. It decides which master is in control of the slave port and which master will be in control of the slave port in the next bus cycle.

9.3.10.2 Slave port muxes

The XBAR slave port instantiates many 8-to-1 muxes, one for each master-to-slave signal. All the muxes are designed in an AND - OR fashion, so that if no master is selected, the output of the muxes is zero. (This is an important feature for low-power park mode.)

The muxes also have an override signal that is used by the slave port to asynchronously force IDLE cycles onto the slave bus. When the state machine forces an IDLE cycle, it zeros out **htrans** and **hmastlock**, making sure the slave bus sees a valid IDLE cycle being run by the XBAR.

The enable to the mux controlling **htrans** also contains an additional control signal from the state machine so that a NSEQ transaction can be forced. This is done any time the slave port switches masters to ensure that no IDLE-SEQ, BUSY-SEQ or NSEQ-SEQ transactions are seen on the slave port when they shouldn't be. If the state machine indicates to run both an IDLE and an NSEQ cycle, the IDLE directive has priority.

NOTE

IDLE-SEQ is in fact an illegal access, but a possible scenario given the multi-master environment in the XBAR unless corrected by the XBAR.

9.3.10.3 Slave port registers

A register control block at the same level of the master port and slave port instantiations in the XBAR ensures that all accesses are 32-bit supervisor accesses before passing them on to the master and slave ports.

The registers in the slave port are only those registers associated with this particular slave port. The read and write interface for the registers is a quasi-IP bus interface. It is not a full IP bus interface at this level because not all the IP bus signals are routed this deep in the design.

The register outputs are connected directly to the slave state machine with the **sX_ampr_sel** input determining which priority register values, halt priority value, arbitration algorithm, and parking control bits are passed to the state machine. The registers can be read an unlimited number of times. The registers can only be written to as long as the RO bit is written to 0 in the SGPCR. Once it is written to a 1, only a hardware reset allows the registers to be written again.

9.3.10.4 Slave port state machine

9.3.10.4.1 Slave port state machine states

At the heart of the slave port is the state machine. The state machine is simplicity itself, requiring only four states - **steady state**, **transition state**, **transition hold state** and **hold state**. Either the slave port is owned by the same master it was in the last clock cycle (either by active use or by parking), it is transitioning to a new master (either for active use or parking), it is transitioning to a new master during wait states or it is being held on the same master pending a transition to a new master.

9.3.10.4.2 Slave port state machine arbitration

The real work of the state machine is to determine which master port will control the slave port in the next clock cycle, the arbitration. Each master is programmed with a fixed 3-bit priority level. A fourth priority bit is derived from the **mX_high_priority** inputs on the master ports, effectively making each master's priority level a 4-bit field with **mX_high_priority** being the MSB. The XBAR uses these bits in determining priority levels when programmed for fixed priority mode of operation or when one of the enabled **mX_high_priority** inputs is asserted.

Arbitration always occurs on a clock edge, but only occurs on edges when a change in mastership will not violate AHB-Lite protocols. Valid arbitrations points include any clock cycle in which **sX_hready** is asserted (provide the master is not performing a burst or locked cycle) and any wait state in which the master owning the bus indicates a transfer type of IDLE (provided the master is not performing a locked cycle).

Since arbitration can occur on every clock cycle, the slave port masks off all master requests if the current master is performing a locked transfer or a protected burst transfer, guaranteeing that no matter how low its priority level, it is allowed to finish its locked or protected portion of a burst sequence.

9.3.10.4.3 Slave port state machine master handoff

The only times the slave port switches masters when programmed for fixed priority mode of operation is when a higher priority master makes a request or when the current master is the highest priority and it gives up the slave port by either running an IDLE cycle to the slave port or running a valid access to a location other than the slave port.

If the current master loses control of the slave port because a higher priority master takes it away, the slave port does not incur any wasted cycles. The current master has its current cycle terminated by the slave port

at the same time the new master's address and control information are recognized by the slave port. This appears as a seamless transition on the slave port.

If the current master is being wait-stated when the higher priority master makes its request, then the current master is allowed to make one more transaction on the slave bus before giving it up to the new master.

Figure 9-3 illustrates the effect of a higher priority master taking control of the bus when the slave port is programmed for a fixed priority mode of operation.




Figure 9-3. Low to high priority mastership change

If the current master is the highest priority master and it gives up the slave port by running an IDLE cycle or by running a valid cycle to another location other than the slave port, the next highest priority master gains control of the slave port. If the current access incurs any wait states then the transition is seamless and no bandwidth is lost; however, if the current transaction is terminated without wait states, one IDLE cycle is forced onto the slave bus by the XBAR before the new master takes control of the slave port. If no other master is requesting the bus, then IDLE cycles are run by the XBAR but no bandwidth actually is lost, since no master is making a request. Figure 9-4 illustrates the effect of a higher priority master giving up control of the bus.




Figure 9-4. High to low priority mastership change

When the slave port is programmed for round-robin mode of arbitration, then the slave port switches masters any time more than one master actively makes a request to the slave port. This happens because any master other than the one which presently owns the bus is considered to have higher priority.

Figure 9-5 shows an example of round-robin mode of operation.




Figure 9-5. Round-robin mastership change

9.3.10.4.4 Slave port state machine parking

If no master is currently making a request to the slave port, then the slave port is parked. In one of four places, dictated by the PCTL and PARK bits in the GPCR or AGPCR (depending on the state of the `sX_ampr_sel`) and the locked state of the last master to access it.

If the last master to access the slave port ran a locked cycle and continues to run locked cycles even after leaving the slave port, the slave port parks on that master without regard to the bit settings in the GPCR and without regard to pending requests from other masters. This is done so that a master can run a locked transfer to the slave port, leave it, and return to it and be guaranteed that no other master has had access to it (provided the master maintains all transfers are locked transfers). If locking is not an issue for parking, the GPCR bits dictate the parking method.

If the PCTL bits are set for low-power park mode, then the slave port enters low-power park mode. In this mode, it does not recognize any master as being in control of it and it does not select any master's signals to pass through to the slave bus. In this case, all slave bus activity halts, because all slave bus signals being driven from the XBAR are 0. This of course can save quite a bit of power if the slave port will not be in use for some time. The down side is that when a master does make a request to the slave port, it will be delayed by one clock since it must arbitrate to acquire ownership of the slave port.

If the PCTL bits are set to “park on last” mode, then the slave port parks on the last master to access it, passing all that master's signals through to the slave bus. The XBAR asynchronously forces `htrans[1:0]`, `hmaster[3:0]`, `hburst[2:0]` and `hmastlock` to 0 for all access that the master does not run to the slave port. When that master access the slave port again, it does not pay any arbitration penalty; however, if any other master wishes to access the slave port, a one clock arbitration penalty is imposed.

If the PCTL bits are set to “use PARK/APARK” mode, then the slave port parks on the master designated by the PARK bits. The behavior here is the same as for the “park on last” mode, with the exception that a specific master will be parked on instead of the last master to access the slave port. If the master designated by the PARK bits tries to access the slave port, it does not pay an arbitration penalty, while any other master pays a one clock penalty. [Figure 9-6](#) illustrates parking on a specific master.




Figure 9-6. Parking on a specific master

Figure 9-7 illustrates parking on the last master. Note that in cycle 6 simultaneous requests are made by master 2 and master 4. Although master 2 has higher priority, the slave bus is parked on master 4 so master 4's access is taken first. The slave port parks on master 2 once it has given control to master 2. This same situation can occur when parking on a specific master as well.




Figure 9-7. Parking on last master

9.3.10.4.5 Slave port state machine halt mode

If the **max_halt_request** input is asserted, the slave port eventually halts all slave bus activity and go into halt mode, which is almost identical to low-power park mode. The GPCR[HLP] bit controls the priority level of the **max_halt_request** in the arbitration algorithm. If the GPCR[HLP] bit is cleared, then the **max_halt_request** has the highest priority of any master and gains control of the slave port at the next arbitration point (most likely the next bus cycle, unless the current master is running a locked or fixed-length burst transfer). If the GPCR[HLP] bit is set, then the slave port must wait until no masters are actively making requests before moving to halt mode.

Regardless of the state of the GPCR[HLP] bit, once the slave port has gone into halt mode as a result of **max_halt_request** being asserted, it remains in halt mode until **max_halt_request** is negated, regardless of the priority level of any masters that may make requests.

In halt mode, no master is selected to own the slave port, so all the outputs of the slave port are set to 0.

9.4 Initialization/application information

No initialization is required by or for the XBAR. Hardware reset ensures all the register bits used by the XBAR are properly initialized.

9.5 Interface

This section provides information on the XBAR interface.

9.5.1 Overview

The main goal of the XBAR is to increase overall system performance by allowing multiple masters to communicate in parallel with multiple slaves. In order to maximize data throughput it is essential to keep arbitration delays to a minimum.

This section examines data throughput from the point of view of masters and slaves, detailing when the XBAR stalls the masters or inserts bubbles on the slave side.

9.5.2 Master ports

Master accesses receive one of four responses from the XBAR. They can be ignored, terminated, taken, stalled or responded to with an error.

9.5.2.1 Ignored accesses

A master access is ignored if the **hsel** input of the XBAR is not asserted. The XBAR responds to IDLE transfers when the **hsel** input is asserted but do not allow the access to pass through the XBAR.

9.5.2.2 Terminated accesses

A master access is terminated if the **hsel** input of the XBAR is asserted and the transfer type is IDLE. The XBAR terminates the access and it is not allowed to pass through the XBAR.

9.5.2.3 Taken accesses

A master access is taken if the **hsel** input of the XBAR is asserted and the transfer type is non IDLE and the slave port to which the access decodes is either currently servicing the master or is parked on the master. In this case, the XBAR is completely transparent and the master's access is immediately seen on the slave bus, and no arbitration delays are incurred.

9.5.2.4 Stalled accesses

A master access is stalled if the **hsel** input of the XBAR is asserted and the transfer type is non IDLE and the access decodes to a slave port that is busy serving another master, parked on another master, or is in low-power park mode. The XBAR indicates to the master that the address phase of the access has been taken, but then queues the access to the appropriate slave port to enter into arbitration for access to that slave port.

If the slave port is currently parked on another master or is in low-power park mode and no other master is requesting access to the slave port, then only one clock of arbitration is incurred. If the slave port is currently serving another master of a lower priority and the master has a higher priority than all other requesting masters, then the master gains control over the slave port as soon as the data phase of the current access is completed (burst and locked transfers excluded). If the slave port is currently servicing another master of a higher priority, then the master gains control of the slave port once the other master releases control of the slave port, if no other higher priority master is also waiting for the slave port.

9.5.2.5 Error response terminated accesses

A master access is responded to with an error if the **hsel** input of the XBAR is asserted and the transfer type is non IDLE and the access decodes to a location not occupied by a slave port. This is the only time the XBAR responds with an error response. All other error responses received by the master are the result of error responses on the slave ports being passed through the XBAR.

9.5.3 Slave ports

The goal of the XBAR with respect to the slave ports is to keep them 100% saturated when masters are actively making requests. In order to do this, the XBAR must not insert any bubbles onto the slave bus unless absolutely necessary.

The only instance when the XBAR forces a bubble onto the slave bus is when a master is actively making a request. This occurs when a higher priority master has control of the slave port and is running single clock (zero wait state) accesses while a lower priority master is stalled waiting for control of the slave port. When the higher priority master either leaves the slave port or runs an IDLE cycle to the slave port, the XBAR takes control of the slave bus and runs a single IDLE cycle before giving the slave port to the lower priority master that was waiting for control of the slave port.

The only other times the XBAR has control of the slave port are when the XBAR is halting, or when no masters are making access requests to the slave port and the XBAR is forced to either park the slave port on a specific master or put the slave port into low-power park mode.

In most instances when the XBAR has control of the slave port, it indicates IDLE for the transfer type, negates all control signals, and indicates ownership of the slave bus via the **hmaster** encoding of 4'b0000. One exception to this rule is when a master running locked cycles has left the slave port but continues to run locked cycles. In this case, the XBAR controls the slave port and indicates IDLE for the transfer type, but it does not affect any other signals.

NOTE

When a master runs a locked cycle through the XBAR, the master is guaranteed ownership of all slave ports it accesses while running locked cycles for one cycle beyond when the master finishes running locked cycles.

Chapter 10

Peripheral Bridge (PBRIDGE)

10.1 Introduction

The peripheral bridge (PBRIDGE) is the interface between the system bus and on-chip peripherals. Accesses that fall within the address space of the PBRIDGE are decoded to provide individual module selects for peripheral devices on the slave bus interface.

The PBRIDGE automatically manages peripheral access requests from software. In other words, you can access a peripheral using its memory-mapped interface without having to configure the PBRIDGE. However, the PBRIDGE also supports special peripheral access, such as memory protection, that is available for you to use if you need it.

This device includes two instantiations of the PBRIDGE. These are called PBRIDGE_0 and PBRIDGE_1. In Lock Step Mode (LSM), the base address for PBRIDGE_0 and PBRIDGE_1 is the same. In Decoupled Parallel Mode (DPM), the base addresses are different. See [Table 10-1](#).

10.2 Block interface




Figure 10-1. PBRIDGE interface

10.3 Features

The following list summarizes the key features of the PBRIDGE:

- Includes a 32-bit address bus and 64-bit data bus
- Supports 32-bit slave peripherals (byte, halfword, and word reads and writes are supported by the bridge)



- Provides configurable per-master access protections
- Provides configurable per-peripheral access protections for both on-platform and off-platform peripherals

10.4 Memory map and register description

10.4.1 Register access

All registers are 32-bit registers and can only be accessed in supervisor mode by trusted bus masters. Additionally, these registers must only be read from or written to by a 32-bit aligned access.

Two system clock cycles are required for read accesses and three system clock cycles are required for write accesses to the PBRIDGE registers.

10.4.2 Memory map

Each register in the PBRIDGE module has a size of 32 bits. The registers are listed in [Table 10-2](#). The memory map organization is shown in [Table 10-3](#). The organizational hierarchy is as follows:

- The module has multiple registers with the same register name (MPROT, PACR, OPACR), each at a different address offset.
- Each register has multiple similarly named fields, each with a different number.
- Each field has subfields as defined elsewhere in this section.

Accesses to registers or register fields marked as reserved return zeros on reads, and are ignored on writes.

Table 10-1. PBRIDGE module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	PBRIDGE_0	0xFFFF0_0000
	PBRIDGE_1	
Decoupled Parallel Mode (DPM)	PBRIDGE_0	0xFFFF0_0000 (same as LSM)
	PBRIDGE_1	0x8FF0_0000

Table 10-2. PBRIDGE registers

Offset from PBRIDGE_BASE	Register	Access ¹	Reset Value ²	Location
0x0000–0x0007 ³	Master Privilege Registers (MPROT _n) ⁴	R/W	— ⁵	on page 10-4
0x0008–0x001F	Reserved			
0x0020–0x003F ³	Peripheral Access Control Registers (PACR _n)	R/W	— ⁵	on page 10-5
0x0040–0x006F ³	Off-Platform Peripheral Access Control Registers (OPACR _n)	R/W	— ⁵	on page 10-7
0x0070–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where "H" is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ This memory range contains reserved areas. See [Table 10-3](#).
- ⁴ MPROT n mapping varies depending on LS/DP mode. See [Table 10-3](#).
- ⁵ See the associated register description for more information.

Table 10-3. PBRIDGE memory map

Address offset	Register name	Bit numbers							
		0–3	4–7	8–11	12–15	16–19	20–23	24–27	28–31
0x0000	MPROT[0:15] in LSM	MPROT0	Reserved	MPROT2	MPROT3	MPROT4	MPROT5	Reserved	Reserved
0x0004		MPROT8	Reserved						
0x0000	MPROT[0:15] in DPM	MPROT0	MPROT1	MPROT2	MPROT3	MPROT4	MPROT5	MPROT6	Reserved
0x0004		MPROT8	MPROT9	Reserved					
0x0008	Reserved								
0x000C									
0x0010									
0x0014									
0x0018									
0x001C									
0x0020	PACR	PACR0	PACR1	Reserved		PACR4	Reserved		
0x0024		Reserved	PACR9	Reserved				PACR14	PACR15
0x0028		PACR16	PACR17	PACR18	Reserved				
0x002C		Reserved							
0x0030	Reserved								
0x0034									
0x0038									
0x003C									
0x0040	OPACR	Reserved				OPACR4	OPACR5	OPACR6	Reserved
0x0044	Reserved								
0x0048		OPACR16	OPACR17	OPACR18	OPACR19	Reserved			OPACR23
0x004C		OPACR24	Reserved						OPACR31
0x0050		OPACR32	OPACR33	Reserved	OPACR35	Reserved		OPACR38	OPACR39
0x0054		OPACR40	OPACR41	OPACR42	Reserved	OPACR44	OPACR45	OPACR46	Reserved
0x0058		OPACR48	OPACR49	OPACR50	OPACR51	Reserved			
0x005C		Reserved		OPACR58	OPACR59	Reserved			
0x0060		Reserved	OPACR65	OPACR66	OPACR67	OPACR68	OPACR69	OPACR70	Reserved

Table 10-3. PBRIDGE memory map (continued)

Address offset	Register name	Bit numbers								
		0–3	4–7	8–11	12–15	16–19	20–23	24–27	28–31	
0x0064		Reserved			OPACR75 ₁	OPACR76	Reserved			
0x0068		Reserved					OPACR86	OPACR87		
0x006C		OPACR88	OPACR89	OPACR90	Reserved	OPACR92	OPACR93	Reserved		
0x0070		Reserved								
0x0074		Reserved								
0x0078		OPACR11 ₂	Reserved			OPACR11 ₆	OPACR11 ₇	Reserved	OPACR11 ₉	
0x007C		OPACR12 ₀	Reserved			OPACR12 ₅	Reserved			

NOTES:

¹ DPM mode only.

10.4.3 Register descriptions

10.4.3.1 Master privilege registers (MPROT)

Each MPROT register contains one or more 4-bit fields, called MPROT_n, as shown in [Table 10-3](#). Each of these fields defines the access privilege level associated with bus master *n* in the platform, as well as specifying whether write accesses from this master are bufferable. The registers provide one field per bus master. See the “Logical master IDs” section in the XBAR chapter for a list of master numbers and names.

Each MPROT_n field has the structure described in [Figure 10-2](#) and [Table 10-4](#).




Figure 10-2. MPROT_n field structure

Table 10-4. MPROT_n field structure descriptions

Subfield	Description
MTR	Master Trusted for Reads. This bit determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.
MTW	Master Trusted for Writes. This bit determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.

Table 10-4. MPROT n field structure descriptions (continued)

Subfield	Description
MPL	Master Privilege Level. This bit determines how the privilege level of the master is determined. 0 Accesses from this master are forced to user-mode. 1 Accesses from this master are not forced to user-mode.


Table 10-5. MPROT n mapping

MPROT n	Mapping	
	LSM	DPM
MPROT0	e200z7_0 core complex Instruction port e200z7_0 core complex Load/Store port	e200z7_0 core complex Instruction port e200z7_0 core complex Load/Store port
	e200z7_1 core complex Instruction port e200z7_1 core complex Load/Store port	
MPROT1	—	e200z7_1 core complex Instruction port e200z7_1 core complex Load/Store port
MPROT2	DMA_0 DMA_1	DMA_0
MPROT3	FlexRay	FlexRay
MPROT4	Ethernet (FEC)	Ethernet (FEC)
MPROT5	PDI	PDI
MPROT6	—	DMA_1
MPROT7	—	—
MPROT8	e200z7_0 core Nexus e200z7_1 core Nexus	e200z7_0 core Nexus
MPROT9	—	e200z7_1 core Nexus

10.4.3.2 Peripheral access control registers (PACR)

Each PACR register contains one or more 4-bit fields, called PACR n , as shown in [Table 10-3](#). Each of these fields defines the access levels supported by the associated module. The lists of modules and their corresponding numbers are shown in [Table 10-7](#).

Each PACR n field has the structure described in [Figure 10-3](#) and [Table 10-6](#).



NOTES:

¹ The reset state of PACR0[TP] is 1, not 0.

It is possible to write to PACR0 SP and TP and read back the value written, but it does not change the functionality of the PACR0 TP and SP bits. Functionally, they are tied to a '1' even though you can write a '0' to them.

Figure 10-3. PACRn field structure

Table 10-6. PACRn field structure descriptions

Subfield	Description
SP	Supervisor Protect. This bit determines whether the peripheral requires supervisor privilege level for access. 0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses. The MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
WP	Write Protect. This bit determines whether the peripheral allows write accesses. 0 This peripheral allows write accesses. 1 This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
TP	Trusted Protect. This bit determines whether the peripheral allows accesses from an untrusted master. 0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.

Table 10-7. On-platform peripherals and PACR numbers

Sorted by PACR Number		Sorted Alphabetically	
PACR number	Peripheral	Peripheral	PACR number
0	PBRIDGE	ECISM	16
1	XBAR	eDMA	17
4	MPU	INTC	18
9	SEMA4	MPU	4
14	SWT	PBRIDGE	0

Table 10-7. On-platform peripherals and PACR numbers (continued)

Sorted by PACR Number		Sorted Alphabetically	
PACR number	Peripheral	Peripheral	PACR number
15	STM	SEMA4	9
16	ECSM	STM	15
17	eDMA	SWT	14
18	INTC	XBAR	1

10.4.3.3 Off-platform peripheral access control registers (OPACR)

The OPACR defines the access levels supported by the associated module. Each OPACR has a format identical to the PACR described in [Section 10.4.3.2, Peripheral access control registers \(PACR\)](#).

The lists of off-platform modules and their corresponding numbers are listed in [Table 10-8](#). The OPACR number mirrors the PCTL column of [Table 2-2 in Chapter 2, Memory Maps](#).

Table 10-8. Off-platform peripherals and OPACR numbers

Sorted by OPACR Number		Sorted Alphabetically	
OPACR number	Peripheral	Peripheral	OPACR number
4	DSPI_0	32	ADC_0
5	DSPI_1	33	ADC_1
6	DSPI_2	116	ADC_2
16	FlexCAN_0	117	ADC_3
17	FlexCAN_1	31	BAM
18	FlexCAN_2	66	CFLASH_0
19	FlexCAN_3	76	CFLASH_1
23	DMA_MUX	58	CRC
24	FlexRay controller	120	CRCU_1
31	BAM	35	CTU_0
32	ADC_0	119	CTU_1
33	ADC_1	67	DFLASH_0
35	CTU_0	23	DMA_MUX
38	eTimer_0	75	DMACHMUX_1
39	eTimer_1	4	DSPI_0
40	eTimer_2	5	DSPI_1
41	FlexPWM_0	6	DSPI_2
42	FlexPWM_1	65	EBI
44	I ² C_0	38	eTimer_0
45	I ² C_1	39	eTimer_1

Table 10-8. Off-platform peripherals and OPACR numbers (continued)

Sorted by OPACR Number		Sorted Alphabetically	
OPACR number	Peripheral	Peripheral	OPACR number
46	I ² C_2	40	eTimer__2
48	LINFlexD_0	59	FCCU
49	LINFlexD_1	16	FlexCAN_0
50	LINFlexD_2	17	FlexCAN_1
51	LINFlexD_3	18	FlexCAN_2
58	CRC	19	FlexCAN_3
59	FCCU	41	FlexPWM_0
65	EBI	42	FlexPWM_1
66	CFLASH_0	125	FlexPWM_2
67	DFLASH_0	24	FlexRay controller
68	SIUL	44	I2C_0
69	WKPU	45	I2C_1
70	MDDRC	46	I2C_2
75 ¹	DMACHMUX_1	48	LINFlexD_0
76	CFLASH_1	49	LINFlexD_1
86	SSCM	50	LINFlexD_2
87	MC_ME	51	LINFlexD_3
88	MC_CGM	88	MC_CGM
89	MC_RGM	87	MC_ME
90	MC_PCU	90	MC_PCU
92	PIT	89	MC_RGM
93	STCU	70	MDDRC
112	PDI	112	PDI
116	ADC_2	92	PIT
117	ADC_3	68	SIUL
119	CTU_1	86	SSCM
120	CRCU_1	93	STCU
125	FlexPWM_2	69	WKPU

NOTES:

¹ DPM mode only.

10.5 Functional description

The PBRIDGE serves as an interface between a system bus and the peripheral (slave) bus. It functions as a protocol translator. Accesses that fall within the address space of the PBRIDGE are decoded to provide individual module selects for peripheral devices on the slave bus interface.

There is no need to configure the PBRIDGE registers unless the default master and/or peripheral access privileges need to be changed.

10.5.1 Access support

Aligned 32-bit word accesses, halfword accesses, and byte accesses are supported for the peripherals. Peripheral registers must not be misaligned, although no explicit checking is performed by the PBRIDGE.

NOTE

Data accesses that cross a 32-bit boundary are not supported.

10.5.1.1 Peripheral write buffering

Buffered writes are not supported by the PBRIDGE.

10.5.1.2 Read cycles

Two-clock read accesses are possible with the PBRIDGE when the requested access size is 32 bits or smaller, and is not misaligned across a 32-bit boundary.

10.5.1.3 Write cycles

Three clock write accesses are possible with the PBRIDGE when the requested access size is 32 bits or smaller. Misaligned writes that cross a 32-bit boundary are not supported.

10.5.2 General operation

Slave peripherals are modules that contain readable/writable control and status registers. The system bus master reads and writes these registers through the PBRIDGE. The PBRIDGE generates module enables, the module address, transfer attributes, byte enables, and write data as inputs to the slave peripherals. The PBRIDGE captures read data from the slave interface and drives it on the system bus.

The PBRIDGE occupies a 64 MB portion of the address space. The register maps of the slave peripherals are located on 16 KB boundaries. Each slave peripheral is allocated one 16 KB block of the memory map, and is activated by one of the module enables from the PBRIDGE.

The PBRIDGE is responsible for indicating to slave peripherals if an access is in supervisor or user mode. All eDMA and FlexRay transfers are done in supervisor mode.

Chapter 11

Analog-to-Digital Converter (ADC)

11.1 Introduction

The analog-to-digital converter (ADC) block provides accurate and fast conversions for a wide range of applications. The ADC provides features for normal or injected conversion. A conversion can be triggered by software.

The mask registers present within the ADC can be programmed to configure which channel is to be converted.

A conversion timing register for configuring different sampling and conversion times is associated with each channel type.

Analog watchdogs allow continuous hardware monitoring.

Each member of the PXS30 family has four ADC instantiations: ADC_0, ADC_1, ADC_2, and ADC_3.

11.2 Features

- 12-bit A/D resolution
- 16 input analog channels per ADC
- 2 different sampling and conversion time registers
- One-Shot/Scan modes
- Chain injection mode
- Triggered injection
- Presampling
- Abort single-channel or chain conversions
- 16 data registers for storing converted data
- Configurable analog watchdog channels
- Auto Clock off feature
- Configurable clock prescaler (ipg_clk divided by 2)
- Two different control modes (CPU Control Mode and CTU Control Mode)
- Self-testing feature
- 4 independent ADCs with 12-bit A/D resolution
- Conversion range of 0–5 V or 0–3.3 V (dependent on reference voltage)
- DMA and interrupt request support

11.2.1 External connections

The PXS30 ADC modules provide the following external inputs:

- 9 external channels on ADC_0

- 9 external channels on ADC_1
- 4 external channels shared between ADC_0 and ADC_1
- 4 external channels on ADC_2
- 4 external channels on ADC_3
- 4 external channels shared between ADC_2 and ADC_3

11.2.2 Internal connections

The PXS30 ADC modules provide the following internal connections:

Table 11-1. ADC internal connections

ADC Module	Connection	ADC channel
ADC_0	PMU	adc0 AN[9]
	VDD_LV_COR	adc0 AN[10]
	TSENS	adc0 AN[15]
ADC_1	PMU	adc1 AN[9]
	VDD_HV_PDI	adc1 AN[10]
	VDD_HV_DRAM	adc1 AN[15]
ADC_2	PMU	adc2 AN[9]
ADC_3	PMU	adc3 AN[9]

For more information on internal connections, see [Figure 11-44](#), [Figure 11-45](#), and [Section 11.4.1, ADC channel muxing](#).

11.2.3 Inter-module communication

[Figure 11-1](#) shows the modules that communicate with the ADC.




Figure 11-1. ADC interaction with other modules

Figure 11-2 shows the CTU / eTimer / ADC interface. Each ADC can be controlled by the CPU (CPU Control Mode) or by the CTU (CTU Control Mode). The CTU can control the ADC sending an ADC command only when the ADC is in CTU Control Mode. The control mode is selected via the MCU[CTUEN] configuration bit. During the CTU Control Mode, the CPU is able to write in the ADC registers but it cannot start a new conversion.

eTimer1 channel 5 is connected to the injection trigger inputs of ADC_0 and ADC_1. eTimer2 channel 5 is connected to the injection trigger inputs of ADC_2 and ADC_3.




Figure 11-2. CTU / eTimer / ADC interface

11.3 Memory map and register descriptions

Table 11-2 shows the base addresses for the ADC modules. Addresses are the same for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). Table 11-3 shows the memory map for the ADC program-visible registers.

Table 11-2. ADC module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	ADC_0	0xFFE0_0000
	ADC_1	0xFFE0_4000
	ADC_2	0xC3E5_0000
	ADC_3	0xC3E5_4000

Table 11-3. ADC memory map

Offset from ADC_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Main Configuration Register (MCR)	R/W	0x0000_0001	on page 11-8
0x0004	Main Status Register (MSR)	R	0x0000_0001	on page 11-10
0x0008–0x000F	Reserved			
0x0010	Interrupt Status Register (ISR)	R/W	0x0000_0000	on page 11-11
0x0014	Channel Pending Register 0 (CEOCFR0)	R/W	0x0000_0000	on page 11-12
0x0018–0x001F	Reserved			
0x0020	Interrupt Mask Register (IMR)	R/W	0x0000_0000	on page 11-12
0x0024	Channel Interrupt Mask Register 0 (CIMR0)	R/W	0x0000_0000	on page 11-13
0x0028–0x002F	Reserved			
0x0030	Watchdog Threshold Interrupt Register (WTISR)	R/W	0x0000_0000	on page 11-14
0x0034	Watchdog Threshold Interrupt Mask Reg (WTIMR)	R/W	0x0000_0000	on page 11-14
0x0038–0x003F	Reserved			
0x0040	DMA Enable Register (DMAE)	R/W	0x0000_0000	on page 11-15
0x0044	DMA Channel Select Register 0 (DMAR0)	R/W	0x0000_0000	on page 11-15
0x0048–0x005F	Reserved			
0x0060	Threshold Register 0 (THRHLR0)	R/W	0x0FFF_0000	on page 11-16
0x0064	Threshold Register 1 (THRHLR1)	R/W	0x0FFF_0000	on page 11-16
0x0068	Threshold Register 2 (THRHLR2)	R/W	0x0FFF_0000	on page 11-16
0x006C	Threshold Register 3 (THRHLR3)	R/W	0x0FFF_0000	on page 11-16
0x0070–0x007F	Reserved			
0x0080	Presampling Control Register (PSCR)	R/W	0x0000_0000	on page 11-17
0x0084	Presampling Register 0 (PSR0)	R/W	0x0000_0000	on page 11-18
0x0088–0x0093	Reserved			
0x0094	Conversion Timing Register 0 (CTR0)	R/W	0x0000_0203	on page 11-18
0x0098	Conversion Timing Register 1 (CTR1)	R/W	0x0000_0203	on page 11-20
0x009C–0x00A3	Reserved			
0x00A4	Normal Conversion Mask Register 0 (NCMR0)	R/W	0x0000_0000	on page 11-20
0x00A8–0x00B3	Reserved			
0x00B4	Injected Conversion Mask Register 0 (JCMR0)	R/W	0x0000_0000	on page 11-21
0x00B8–0x00C7	Reserved			
0x00C8	Power-down Exit Delay Register (PDEDR)	R/W	0x0000_0000	on page 11-22

Table 11-3. ADC memory map (continued)

Offset from ADC_BASE	Register	Access ¹	Reset Value ²	Location
0x00CC–0x00FF	Reserved			
0x0100	Channel 0 Data Register (CDR0)	R/W	0x0000_0000	on page 11-22
0x0104	Channel 1 Data Register (CDR1)	R/W	0x0000_0000	on page 11-22
0x0108	Channel 2 Data Register (CDR2)	R/W	0x0000_0000	on page 11-22
0x010C	Channel 3 Data Register (CDR3)	R/W	0x0000_0000	on page 11-22
0x0110	Channel 4 Data Register (CDR4)	R/W	0x0000_0000	on page 11-22
0x0114	Channel 5 Data Register (CDR5)	R/W	0x0000_0000	on page 11-22
0x0118	Channel 6 Data Register (CDR6)	R/W	0x0000_0000	on page 11-22
0x011C	Channel 7 Data Register (CDR7)	R/W	0x0000_0000	on page 11-22
0x0120	Channel 8 Data Register (CDR8)	R/W	0x0000_0000	on page 11-22
0x0124	Channel 9 Data Register (CDR9)	R/W	0x0000_0000	on page 11-22
0x0128	Channel 10 Data Register (CDR10)	R/W	0x0000_0000	on page 11-22
0x012C	Channel 11 Data Register (CDR11)	R/W	0x0000_0000	on page 11-22
0x0130	Channel 12 Data Register (CDR12)	R/W	0x0000_0000	on page 11-22
0x0134	Channel 13 Data Register (CDR13)	R/W	0x0000_0000	on page 11-22
0x0138	Channel 14 Data Register (CDR14)	R/W	0x0000_0000	on page 11-22
0x013C	Channel 15 Data Register (CDR15)	R/W	0x0000_0000	on page 11-22
0x0140–0x027F	Reserved			
0x0280	Threshold Register 4 (THRHLR4)	R/W	0x0FFF_0000	on page 11-16
0x0284	Threshold Register 5 (THRHLR5)	R/W	0x0FFF_0000	on page 11-16
0x0288	Threshold Register 6 (THRHLR6)	R/W	0x0FFF_0000	on page 11-16
0x028C	Threshold Register 7 (THRHLR7)	R/W	0x0FFF_0000	on page 11-16
0x0290	Threshold Register 8 (THRHLR8)	R/W	0x0FFF_0000	on page 11-16
0x0294	Threshold Register 9 (THRHLR9)	R/W	0x0FFF_0000	on page 11-16
0x0298	Threshold Register 10 (THRHLR10)	R/W	0x0FFF_0000	on page 11-16
0x029C	Threshold Register 11 (THRHLR11)	R/W	0x0FFF_0000	on page 11-16
0x02A0	Threshold Register 12 (THRHLR12)	R/W	0x0FFF_0000	on page 11-16
0x02A4	Threshold Register 13 (THRHLR13)	R/W	0x0FFF_0000	on page 11-16
0x02A8	Threshold Register 14 (THRHLR14)	R/W	0x0FFF_0000	on page 11-16
0x02AC	Threshold Register 15 (THRHLR15)	R/W	0x0FFF_0000	on page 11-16
0x02B0	Channel Watchdog Selection Register 0 (CWSEL0)	R/W	0x0000_0000	on page 11-23

Table 11-3. ADC memory map (continued)

Offset from ADC_BASE	Register	Access ¹	Reset Value ²	Location
0x02B4	Channel Watchdog Selection Register 1 (CWSEL1)	R/W	0x0000_0000	on page 11-23
0x02B8–0x02DF	Reserved			
0x02E0	Channel Watchdog Enable Register 0 (CWENR0)	R/W	0x0000_0000	on page 11-24
0x02E4–0x02EF	Reserved			
0x02F0	Analog Watchdog Out of Range Register 0 (AWORR0)	R/W	0x0000_0000	on page 11-25
0x02F4–0x033F	Reserved			
0x0340	Self-Test Configuration Register 1 (STCR1)	R/W	0x1818_2507	on page 11-25
0x0344	Self-Test Configuration Register 2 (STCR2)	R/W	0x0000_0005	on page 11-26
0x0348	Self-Test Configuration Register 3 (STCR3)	R/W	0x0000_0300	on page 11-28
0x034C	Self-Test Baud Rate Register (STBRR)	R/W	0x0005_0000	on page 11-29
0x0350	Self-Test Status Register 1 (STSR1)	R/W	0x0000_0000	on page 11-30
0x0354	Self-Test Status Register 2 (STSR2)	R	0x0000_0000	on page 11-32
0x03358	Self-Test Status Register 3 (STSR3)	R	0x0000_0000	on page 11-33
0x035C	Self-Test Status Register 4 (STSR4)	R	0x0000_0000	on page 11-34
0x0360–0x036F	Reserved			
0x0370	Self-Test Data Register 1 (STDR1)	R	0x0000_0000	on page 11-34
0x0374	Self-Test Data Register 2 (STDR2)	R	0x0000_0000	on page 11-35
0x0378–0x037F	Reserved			
0x0380	Self-Test Analog Watchdog Register 0 (STAW0R)	R/W	0x0727_04C5	on page 11-36
0x0384	Self-Test Analog Watchdog Register 1A (STAW1AR)	R/W	0x0003_0001	on page 11-36
0x0388	Self-Test Analog Watchdog Register 1B (STAW1BR)	R/W	0x03E8_0ED0	on page 11-37
0x038C	Self-Test Analog Watchdog Register 2 (STAW2R)	R/W	0x0000_0FF9	on page 11-37
0x0390	Self-Test Analog Watchdog Register 3 (STAW3R)	R/W	0x086D_0793	on page 11-38
0x0394	Self-Test Analog Watchdog Register 4 (STAW4R)	R/W	0x0828_07D8	on page 11-39
0x0398	Self-Test Analog Watchdog Register 5 (STAW5R)	R/W	0x0010_0010	on page 11-40
0x039C–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

11.3.1 Register descriptions

11.3.1.1 Main Configuration Register (MCR)

The Main Configuration Register (MCR) provides configuration settings for the ADC.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R				0	0	0	0		0							
W	OWREN	WLSIDE	MODE					NSTART		JTRGEN	JEDGE	JSTART	REF_RANGE_EXP		CTUEN	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R		0	0	0	0	0	0					0	0	0	0	
W	STCL							ADCLK_SEL	ABORT_CHAIN	ABORT	ACKO					PWDN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 11-3. Main Configuration Register (MCR)

Table 11-4. MCR field descriptions

Bit	Description
OWREN	Overwrite enable. This bit enables or disables the functionality to overwrite unread converted data. 0 Prevents overwrite of unread converted data; new result is discarded. 1 Enables converted data to be overwritten by a new conversion.
WLSIDE	Write left/right-aligned. 0 The conversion data is written right-aligned. 1 Data is left-aligned (from 16 to 27). The WLSIDE bit affects all the CDR registers simultaneously. See Figure 11-22 .
MODE	One-Shot/Scan. 0 One-Shot Mode—Configures the normal conversion of one chain. 1 Scan Mode—Configures continuous chain conversion mode; when the programmed chain conversion is finished it restarts immediately.
NSTART	Normal Start conversion. Setting this bit starts the chain or scan conversion. Resetting this bit during Scan mode causes the current chain conversion to finish, then stops the operation. 0 Causes the current chain conversion to finish and stops the operation. 1 Starts the chain or scan conversion.
JTRGEN	Injection external trigger enable. 0 External trigger disabled for channel injection (injected conversion cannot be started using an external signal). 1 External trigger enabled for channel injection.
JEDGE	Injection trigger edge selection. Edge selection for external trigger, if JTRGEN = 1. 0 Selects falling edge for the external trigger. 1 Selects rising edge for the external trigger.

Table 11-4. MCR field descriptions (continued)

Bit	Description
JSTART	Injection start Setting this bit starts the configured injected analog channels to be converted by software. Resetting this bit has no effect, as the injected chain conversion cannot be interrupted.
REF_RANGE_EXP	Expected reference range This control bit specifies the expected value of the MSR[REF_RANGE] bit. If the expected value does not match with the actual value, the ISR[REF_RANGE] bit is set.
CTUEN	Cross Trigger Unit Enable 0 The cross triggering unit is disabled and the triggered injected conversion cannot take place. 1 The cross triggering unit is enabled and the triggered injected conversion can take place.
STCL	Self-Testing Configuration Lock 0 No lock. 1 The self-testing configuration is locked. The following bits are write-protected: STCR1, STCR2, STCR3, STBRR, STAW0R, STAW1AR, STAW1BR, STAW2R, STAW3R, STAW4R, and STAW5R. This bit can be used only in CPU and SCAN mode, and is cleared only by a peripheral reset.
ADCLKSEL	Analog clock frequency selector 0 The AD_clk frequency is half of the ipg_clk frequency. 1 The AD_clk frequency equals the ipg_clk frequency. This bit can be written in power-down only.
ABORTCHAIN	Abort Chain When this bit is set, the ongoing Chain Conversion is aborted. This bit is reset by hardware as soon as a new conversion is requested. 0 Conversion is not affected. 1 Aborts the ongoing chain conversion.
ABORT	Abort Conversion When this bit is set, the ongoing conversion is aborted and a new conversion is invoked. This bit is reset by hardware as soon as a new conversion is invoked. 0 Conversion is not affected. 1 Aborts the ongoing conversion.
ACKO	Auto-clock-off enable If set, this bit enables the Auto clock off feature. 0 Auto clock off is disabled. 1 Auto clock off is enabled.
PWDN	Power-down enable When this bit is set, the analog module is requested to enter Power Down mode. When ADC status is PWDN, resetting this bit starts ADC transition to IDLE mode. 0 ADC is in normal mode. 1 ADC has been requested to power down.

11.3.1.2 Main Status Register (MSR)

The Main Status Register (MSR) provides status bits for the ADC.

Address: Base + 0x0004

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	N START	J ABORT	0	0	J START	REF_RANGE	SELF_TEST_S	0	CTUSTART
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CHADDR[0:6]							0	0	0	ACK O	0	0	ADCSTATUS		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 11-4. Main Status Register (MSR)

Table 11-5. MSR field descriptions

Field	Description
NSTART	This status bit signals that a Normal conversion is ongoing. This bit stays high while the conversion is ongoing (or pending during injection mode).
JABORT	This status bit signals that an Injected conversion has been aborted. This bit is reset when a new injected conversion starts.
JSTART	This status bit signals that an Injected conversion is ongoing.
REF_RANGE	This bit defines the voltage range for operation of the ADC. It is provided as an output by the ADC along with data after every conversion.
SELF_TEST_S	This status bit signals that self-test conversion is ongoing.
CTUSTART	This status bit signals that a CTU conversion is ongoing. This bit is set when a CTU trigger pulse is received and the CTU conversion starts. When CTU trigger mode is enabled this bit is automatically reset when the conversion is completed. Otherwise, if Control Mode is enabled this bit is reset when the CTU is disabled (CTUEN = 0).
CHADDR[0:6]	Channel under measure address. This bitfield signals which channel is under measure.
ACKO	Auto-clock-off enable. This status bit signals if the Auto-clock-off feature is on.
ADCSTATUS	The value of this parameter depends on ADC status: 000 IDLE 001 Power-down 010 Wait state 011 — 100 Sample 101 — 110 Conversion 111 —

11.3.1.3 Interrupt Status Register (ISR)

The Interrupt Status Register (ISR) contains interrupt status bits for the ADC.

Address: Base + 0x0010

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	REF_RANGE	0	0	0	0	0	0	0	0	0	0	EOCTU	JEOC	JECH	EOC	ECH
W	w1c ¹											w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-5. Interrupt Status Register (ISR)

NOTES:

¹ Write 1 to clear: indicates that writing a 1 to this bitfield clears it.

Table 11-6. ISR field descriptions

Field	Description
REF_RANGE	This bit is set if the REF_RANGE output from the ADC does not match with expected value programmed in the MCR register.
EOCTU	End of CTU Conversion interrupt (EOCTU) flag. It is the interrupt of the digital end of conversion for the CTU channel; active when set. When this bit is set, an EOCTU interrupt has occurred. Writing a 1 to this bit clears it. Writing a 0 has no effect.
JEOC	End of Injected Channel Conversion interrupt (JEOC) flag. It is the interrupt of the digital end of conversion for the injected channel; active when set. When this bit is set, a JEOC interrupt has occurred.
JECH	End of Injected Chain Conversion interrupt (JECH) flag. It is the interrupt of the digital end of chain conversion for the injected channel; active when set. When this bit is set, a JECH interrupt has occurred.
EOC	End of Channel Conversion interrupt (EOC) flag. It is the interrupt of the digital end of conversion. When this bit is set, an EOC interrupt has occurred.
ECH	End of Chain Conversion interrupt (ECH) flag. It is the interrupt of the digital end of chain conversion. When this bit is set, an ECH interrupt has occurred.

11.3.1.4 Channel Pending Register 0 (CEOCFR0)

Address: Base + 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EOC _CH 15	EOC _CH 14	EOC _CH 13	EOC _CH 12	EOC _CH 11	EOC _CH 10	EOC _CH 9	EOC _CH 8	EOC _CH 7	EOC _CH 6	EOC _CH 5	EOC _CH 4	EOC _CH 3	EOC _CH 2	EOC _CH 1	EOC _CH 0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-6. Channel Pending Register 0 (CEOCFR0)

Table 11-7. CEOFR n field descriptions

Field	Description
EOC_CH n	This field indicates the end of conversion. 0 The measure of channel n is not complete. 1 The measure of channel n is complete.

11.3.1.5 Interrupt Mask Register (IMR)

The Interrupt Mask Register (IMR) contains the interrupt enable bits for the ADC.

Address: Base + 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	MSK_REF_RANGE	0	0	0	0	0	0	0	0	0	0	0	MSKE OCTU	MSK JEOC	MSK JECH	MSK EOC	MSK ECH
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Figure 11-7. Interrupt Mask Register (IMR)

Table 11-8. IMR field descriptions

Field	Description
MSK_REF_RANGE	When this bit is set, an interrupt corresponding to the REF_RANGE bit in ISR is enabled.
MSKEOCTU	Mask bit for EOCTU. When set, the EOCTU interrupt is enabled.

Table 11-8. IMR field descriptions (continued)

Field	Description
MSKJEOC	Mask bit for JEOC. When set, the JEOC interrupt is enabled.
MSKJECH	Mask bit for JECH. When set, the JECH interrupt is enabled.
MSKEOC	Mask bit for EOC. When set, the EOC interrupt is enabled.
MSKECH	Mask bit for ECH. When set, the ECH interrupt is enabled.

11.3.1.6 Channel Interrupt Mask Register 0 (CIMR0)

Address: Base + 0x0024

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM	CIM
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-8. Channel Interrupt Mask Register 0 (CIMR0)

Table 11-9. CIMR n field descriptions

Field	Description
CIM n	This field enables the interrupt for channel n . 0 Interrupt for channel n is disabled. 1 Interrupt for channel n is enabled.

11.3.1.7 Watchdog Threshold Interrupt Status Register (WTISR)

Address: Base + 0x0030

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WDG 15H	WDG 15L	WDG 14H	WDG 14L	WDG 13H	WDG 13L	WDG 12H	WDG 12L	WDG 11H	WDG 11L	WDG 10H	WDG 10L	WDG 9H	WDG 9L	WDG 8H	WDG 8L
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WDG 7H	WDG 7L	WDG 6H	WDG 6L	WDG 5H	WDG 5L	WDG 4H	WDG 4L	WDG 3H	WDG 3L	WDG 2H	WDG 2L	WDG 1H	WDG 1L	WDG 0H	WDG 0L
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-9. Watchdog Threshold Interrupt Status Register (WTISR)

Table 11-10. WTISR field descriptions

Field	Description
WDGxH	This field indicates whether an interrupt has been generated because the converted value is higher than the programmed higher threshold. 0 Converted value is lower or equal to the programmed higher threshold (no interrupt generated). 1 Converted value is higher than the programmed higher threshold (interrupt is generated).
WDGxL	This field indicates whether an interrupt has been generated because the converted value is lower than the programmed lower threshold. 0 Converted value is higher or equal to the programmed lower threshold (no interrupt generated). 1 Converted value is lower than the programmed lower threshold (interrupt is generated).

11.3.1.8 Watchdog Threshold Interrupt Mask Register (WTIMR)

Address: Base + 0x0034

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK
W	WDG 15H	WDG 15L	WDG 14H	WDG 14L	WDG 13H	WDG 13L	WDG 12H	WDG 12L	WDG 11H	WDG 11L	WDG 10H	WDG 10L	WDG 9H	WDG 9L	WDG 8H	WDG 8L
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK	MSK
W	WDG 7H	WDG 7L	WDG 6H	WDG 6L	WDG 5H	WDG 5L	WDG 4H	WDG 4L	WDG 3H	WDG 3L	WDG 2H	WDG 2L	WDG 1H	WDG 1L	WDG 0H	WDG 0L
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-10. Watchdog Threshold Interrupt Mask Register (WTIMR)

Table 11-11. WTIMR field descriptions

Field	Description
MSKWDGxH	Mask bit for the interrupt generated because the converted value is higher than the programmed higher threshold. 0 Interrupt is not enabled. 1 Interrupt is enabled.
MSKWDGxL	Mask bit for the interrupt generated because the converted value is lower than the programmed lower threshold. 0 Interrupt is not enabled. 1 Interrupt is enabled.

11.3.1.9 DMA Enable Register (DMAE)

The DMA Enable (DMAE) register sets up the DMA for use with the ADC.

Address: Base + 0x0040

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
W															DCL R	DMA EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-11. DMA Enable Register (DMAE)

Table 11-12. DMAE field descriptions

Field	Description
DCLR	DMA clear sequence enable 0 DMA request cleared by Acknowledge from DMA controller. 1 DMA request is cleared when a read of data registers occurs.
DMAEN	DMA global enable 0 DMA feature is disabled. 1 DMA feature is enabled.

11.3.1.10 DMA Channel Select Register 0 (DMAR0)

Address: Base + 0x044

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA	DMA
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-12. DMA Channel Select Register 0 (DMAR0)

Table 11-13. DMAR0 field descriptions

Field	Description
DMA n	DMA enable 0 DMA transfer for channel n is disabled. 1 Channel n is enabled to transfer data in DMA mode.

11.3.1.11 Threshold Registers (THRHLR n)

Address: See [Table 11-15](#).

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	THRH											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-13. Threshold Registers (THRHLR n)

Table 11-14. THRHLR n field descriptions

Field	Description
THRH	High threshold value for channel n .
THRL	Low threshold value for channel n .

Table 11-15. THRHLR n addresses

THRHLR n	Address (offset from base)	THRHLR n	Address (offset from base)
Threshold Register 0 (THRHLR0)	0x0060	Threshold Register 8 (THRHLR8)	0x0290
Threshold Register 1 (THRHLR1)	0x0064	Threshold Register 9 (THRHLR9)	0x0294
Threshold Register 2 (THRHLR2)	0x0068	Threshold Register 10 (THRHLR10)	0x0298
Threshold Register 3 (THRHLR3)	0x006C	Threshold Register 11 (THRHLR11)	0x029C
Threshold Register 4 (THRHLR4)	0x0280	Threshold Register 12 (THRHLR12)	0x02A0
Threshold Register 5 (THRHLR5)	0x0284	Threshold Register 13 (THRHLR13)	0x02A4
Threshold Register 6 (THRHLR6)	0x0288	Threshold Register 14 (THRHLR14)	0x02A8
Threshold Register 7 (THRHLR7)	0x028C	Threshold Register 15 (THRHLR15)	0x02AC

NOTE

The THRHLR n address space is not contiguous. A gap (containing other ADC registers) exists between THRHLR3 and THRHLR4.

11.3.1.12 Presampling Control Register (PSCR)

Address: Base + 0x080

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	PREVAL0		PRE CONV
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-14. Presampling Control Register (PSCR)

Table 11-16. PSCR field descriptions

Field	Description
PREVAL0	Internal voltage selection for presampling 00 Selects the VDD_HV_ADR presampling voltage for this ADC. 01 Selects the VSS_HV_ADR presampling voltage for this ADC. 10 Reserved. 11 Reserved.
PRECONV	Convert presampled value 0 The ADC performs a sampling followed by a conversion. The order of events is: Pre-sample, Sample, Convert. 1 The ADC performs a presampling followed by a conversion. The order of events is: Pre-sample, Convert. The sampling is bypassed, so the conversion result is that of the presampled value. Note: Regardless of this bit's setting, presampling is performed.

11.3.1.13 Presampling Register 0 (PSR0)

Address: Base + 0x084

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PRE S15	PRE S14	PRE S13	PRE S12	PRE S11	PRE S10	PRE S9	PRE S8	PRE S7	PRE S6	PRE S5	PRE S4	PRE S3	PRE S2	PRE S1	PRE S0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-15. Presampling Register 0 (PSR0)

Table 11-17. PSR0 field descriptions

Field	Description
PRES _n	Presampling enable 0 Presampling for channel <i>n</i> is disabled. 1 Presampling for channel <i>n</i> is enabled.

11.3.1.14 Conversion Timing Register 0 (CTR0)

The Conversion Timing Register 0 (CTR0) configures the conversion timing for channels 0–14. Timings for channel 15 (the TSENS channel) are configured using CTR1 (see [Section 11.3.1.15, Conversion Timing Register 1 \(CTR1\)](#)).

Address: Base + 0x094

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INPLATCH	0	OFFSHIFT		0	INPCMP		0	INPSAMP							
W																
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1

Figure 11-16. Conversion Timing Register 0 (CTR0)

Table 11-18. CTR0 field descriptions

Field	Description
INPLATCH	Configuration bit for latching phase duration (see Figure 11-17).
OFFSHIFT	Configuration for offset shift characteristic. 00 No shift (that is the transition between codes 000h and 001h) is reached when the A_{VIN} (analog input voltage) is equal to 1 LSB. 01 Transition between code 000h and 001h is reached when the A_{VIN} is equal to 1/2 LSB. 10 Transition between code 000h and 001h is reached when the A_{VIN} is equal to 0. 11 Reserved.
INPCMP	Configuration bits for comparison phase duration (see Table 11-19).
INPSAMP	Configuration bits for sampling phase duration (see Figure 11-17).




Figure 11-17. Conversion timing

Table 11-19. Minimum AD_ck frequency

INPCMP	AD_ck min. freq (MHz)
01	3
10	6
11	9
00	12

11.3.1.15 Conversion Timing Register 1 (CTR1)

The Conversion Timing Register 1 (CTR1) configures the conversion timings for channel 15 (the TSENS channel).




Figure 11-18. Conversion Timing Register 1 (CTR1)

Table 11-20. CTR1 field descriptions

Field	Description
INPLATCH	Configuration bit for latching phase duration (see Figure 11-17).
INPCMP	Configuration bits for comparison phase duration (see Table 11-19).
INPSAMP	Configuration bits for sampling phase duration (see Figure 11-17).
TSENSOR_SEL	Selects the operating mode of the TSENS module. 0 Selects PTAT mode. 1 Selects CTAT mode.

11.3.1.16 Normal Conversion Mask Register 0 (NCMR0)

The Normal Conversion Mask Register 0 (NCMR0) programs which of the input channels are converted during normal conversion.

Address: Base + 0x0A4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CH1	CH1	CH1	CH1	CH1	CH1	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
W	5	4	3	2	1	0										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-19. Normal Conversion Mask Register 0 (NCMR0)

Table 11-21. NCMR0 field descriptions

Field	Description
CH n	Sampling enable 0 Sampling is disabled for channel n . 1 Sampling is enabled for channel n .

11.3.1.17 Injected Conversion Mask Register 0 (JCMR0)

The Injected Conversion Mask Register 0 (JCMR0) programs which of the input channels are converted during injected conversion.

Address: Base + 0x0B4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CH1	CH1	CH1	CH1	CH1	CH1	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
W	5	4	3	2	1	0										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-20. Injected Conversion Mask Register 0 (JCMR0)

Table 11-22. JCMR0 field descriptions

Field	Description
CH n	Sampling enable. 0 Sampling is disabled for channel n . 1 Sampling is enabled for channel n .

11.3.1.18 Power-down Exit Delay Register (PDEDR)

Address: Base + 0x00C8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PDED[0:7]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-21. Power-down Exit Delay Register (PDEDR)

Table 11-23. PDEDR field descriptions

Field	Description
PDED[0:7]	The delay between the power-down bit reset and the start of conversion. The power down delay is calculated as: $PDED \times 1/\text{frequency of ADC clock}$.

11.3.1.19 Channel Data Register n (CDR n)

ADC conversion results are stored in data registers, with one register per channel. Each data register also gives information regarding the corresponding result as described below.

Address: See Table 11-3. Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	VA LID	OVE RW	RESULT [0:1]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	CDATA (MCR[WLSIDE] = 0)											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CDATA (MCR[WLSIDE] = 1)												0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-22. Channel Data Register n (CDR n)

Table 11-24. CDR_n field descriptions

Field	Description
VALID	Used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read.
OVERW	Overwrite data. This bit signals that the previous converted data has been overwritten by a new conversion. This functionality depends on the value of MCR[OWREN]: <ul style="list-style-type: none"> When OWREN = 0, then OVERW is frozen to 0 and CDATA field is protected against being overwritten until being read. When OWREN = 1, then OVERW flags the CDATA field overwrite status. 0 Converted data has not been overwritten. 1 Previous converted data has been overwritten before having been read.
RESULT[0:1]	This bitfield reflects the mode of conversion for the corresponding channel. <ul style="list-style-type: none"> 00 Data is a result of Normal conversion mode. 01 Data is a result of Injected conversion mode. 10 Data is a result of CTU conversion mode. 11 Reserved.
CDATA	Channel <i>n</i> converted data. Depending on the value of the MCR[WLSIDE] bit, the position of this bitfield can be changed as shown in Figure 11-22 .

11.3.1.20 Channel Watchdog Selection Registers (CWSEL_n)

Address: Base + 0x2B0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WSEL_CH7				WSEL_CH6				WSEL_CH5				WSEL_CH4			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WSEL_CH3				WSEL_CH2				WSEL_CH1				WSEL_CH0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-23. Channel Watchdog Selection Register 0 (CWSEL0)

Address: Base + 0x2B4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WSEL_CH15				WSEL_CH14				WSEL_CH13				WSEL_CH12			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WSEL_CH11				WSEL_CH10				WSEL_CH9				WSEL_CH8			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-24. Channel Watchdog Selection Register 1 (CWSEL1)

Table 11-25. CWSEL n field descriptions

Field	Description
WSEL_CH n	Selects the threshold register that provides the values to be used for upper and lower thresholds for channel n . 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

11.3.1.21 Channel Watchdog Enable Register 0 (CWENR0)

Address: Base + 0x2E0

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CWE N15	CWE N14	CWE N13	CWE N12	CWE N11	CWE N10	CWE N9	CWE N8	CWE N7	CWE N6	CWE N5	CWE N4	CWE N3	CWE N2	CWE N1	CWE N0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-25. Channel Watchdog Enable Register 0 (CWENR0)

Table 11-26. CWENR0 field descriptions

Field	Description
CWEN n	Enables the watchdog feature for channel n 0 The watchdog feature for channel n is disabled. 1 The watchdog feature for channel n is enabled.

11.3.1.22 Analog Watchdog Out of Range Register 0 (AWORR0)

Address: Base + 0x2F0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AWOR_CH15	AWOR_CH14	AWOR_CH13	AWOR_CH12	AWOR_CH11	AWOR_CH10	AWOR_CH9	AWOR_CH8	AWOR_CH7	AWOR_CH6	AWOR_CH5	AWOR_CH4	AWOR_CH3	AWOR_CH2	AWOR_CH1	AWOR_CH0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-26. Analog Watchdog Out of Range Register 0 (AWORR0)

Table 11-27. AWORR0 field descriptions

Field	Description
AWOR_CHn	Out of range indicator 0 Channel n converted data is in range. 1 Channel n converted data is out of range.

11.3.1.23 Self-Test Configuration Register 1 (STCR1)

Address: Base + 0x340 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INPSAMP_C								INPSAMP_RC							
W	INPSAMP_C								INPSAMP_RC							
Reset	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INPSAMP_S												ST_INPCMP		ST_INPLATCH	
W	INPSAMP_S												ST_INPCMP		ST_INPLATCH	
Reset	0	0	1	0	0	1	0	1	0	0	0	0	0	1	1	1

Figure 11-27. Self-Test Configuration Register 1 (STCR1)

Table 11-28. STCR1 field descriptions

Field	Description
INPSAMP_C	Sampling phase duration for the test conversions related to Algorithm C. 0x00 Reserved ... 0x17 Reserved 0x18 Minimum value ... 0xFF Maximum value
INPSAMP_RC	Sampling phase duration for the test conversions related to Algorithm RC. 0x00 Reserved ... 0x5F Reserved 0x60 Minimum value ... 0xFF Maximum value
INPSAMP_S	Sampling phase duration for the test conversions related to Algorithm S. 0x00 Reserved ... 0x7F Reserved 0x80 Minimum value ... 0xFF Maximum value
ST_INPCMP	Configuration bits for comparison phase duration for self-test channel (as in Table 11-19 for normal conversion).
ST_INPLATCH	Configuration bits for latching phase duration for self-test channel (as in Figure 11-17 for normal conversion).

11.3.1.24 Self-Test Configuration Register 2 (STCR2)

Address: Base + 0x344

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	MSKWD	0	MSKWD	0	MSKST	0	0	0	0	MSKWDG	MSKWDG	MSKWDG
W					SERR	SERR	TERR		_EOC				_EOA_C	_EOA_RC	_EOA_S	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MSKERR	MSKERR	MSKERR	MSKERR	MSKERR	0	0	0	EN	0	0	FMA	FMA	FMA_C	FMA_RC	FMA_S
W	_C	_RC	_S2	_S1	_S0							_WDSERR	_WDTERR			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

Figure 11-28. Self-Test Configuration Register 2 (STCR2)

Table 11-29. STCR2 field descriptions

Field	Description
MSKWDSERR	Interrupt enable (STSR1[WDSERR] status bit) 0 Interrupt disabled. 1 Enables the STSR1[WDSERR] status bit to generate an interrupt.
SERR	Error fault injection control. Setting this bit causes the STSR1[ERR n] status bits to be set.
MSKWDTERR	Interrupt enable (STSR1[WDTERR] status bit) 0 Interrupt disabled. 1 Enables the STSR1[WDTERR] status bit to generate an interrupt.
MSKST_EOC	Interrupt Enable bit for STSR2[ST_EOC] 0 Interrupt disabled. 1 If IMR[MSKEOC] = 1, enables the STSR1[ST_EOC] status bit to generate an interrupt indication.
MSKWDG_EOA_C	Interrupt enable (STSR1[WDG_EOA_C] status bit) 0 Interrupt disabled. 1 Enables the STSR1[WDG_EOA_C] status bit to generate an interrupt.
MSKWDG_EOA_RC	Interrupt enable (STSR1[WDG_EOA_RC] status bit) 0 Interrupt disabled. 1 Enables the STSR1[WDG_EOA_RC] status bit to generate an interrupt.
MSKWDG_EOA_S	Interrupt enable (STSR1[WDG_EOA_S] status bit) 0 Interrupt disabled. 1 Enables the STSR1[WDG_EOA_S] status bit to generate an interrupt.
MSKERR_C	Interrupt enable (STSR1[ERR_C] status bit) 0 Interrupt disabled. 1 Enables the STSR1[ERR_C] status bit to generate an interrupt.
MSKERR_RC	Interrupt enable (STSR1[ERR_RC] status bit) 0 Interrupt disabled. 1 Enables the STSR1[ERR_RC] status bit to generate an interrupt.
MSKERR_S2	Interrupt enable (STSR1[ERR_S2] status bit) 0 Interrupt disabled. 1 Enables the STSR1[ERR_S2] status bit to generate an interrupt.
MSKERR_S1	Interrupt enable (STSR1[ERR_S1] status bit) 0 Interrupt disabled. 1 Enables the STSR1[ERR_S1] status bit to generate an interrupt.
MSKERR_S0	Interrupt enable (STSR1[ERR_S0] status bit) 0 Interrupt disabled. 1 Enables the STSR1[ERR_S0] status bit to generate an interrupt.
EN	Self-test channel enable bit. This bit enables the TEST channel only in CPU mode. In CTU trigger/control mode the enable is provided directly by CTU. This bit should be set before starting the normal conversion and should not be changed while conversion is ongoing. This bit should be cleared only after end of conversion for the last self-test channel has been received. 0 Test conversions are disabled. 1 Test conversions are enabled.
FMA_WDSERR	Fault mapping for the Watchdog Sequence error. 0 Non-critical fault (NCF) mapping. 1 Critical fault (CF) mapping.

Table 11-29. STCR2 field descriptions (continued)

Field	Description
FMA_WDTERR	Fault mapping for the Watchdog Timer error. 0 NCF mapping. 1 CF mapping.
FMA_C	Fault mapping for Algorithm C. 0 NCF mapping. 1 CF mapping.
FMA_RC	Fault mapping for Algorithm RC. 0 NCF mapping. 1 CF mapping.
FMA_S	Fault mapping for Algorithm S. 0 NCF mapping. 1 CF mapping.

11.3.1.25 Self-Test Configuration Register 3 (STCR3)

Address: Base + 0x348 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R							ALG						MSTEP			
W																
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

Figure 11-29. Self-Test Configuration Register 3 (STCR3)

Table 11-30. STCR3 field descriptions

Field	Description
ALG	<p>Algorithm scheduling. This field has different functionality depending on the ADC mode (One-Shot or Scan).</p> <p>For One-Shot mode: 00 Algorithm S (single step = MSTEP). 01 Algorithm RC (single step = MSTEP). 10 Algorithm C (single step = MSTEP). 11 Algorithm S. For test/debug purposes.</p> <p>For Scan mode: 00 Algorithm S. 01 Algorithm RC. 10 Algorithm C. 11 Algorithm S + Algorithm RC + Algorithm C.</p> <p>The baud rate for the execution of the selected algorithm is defined by the STBRR register.</p>
MSTEP	<p>For One-Shot mode, this bitfield defines the current step for Algorithms S, RC, and C as follows:</p> <ul style="list-style-type: none"> For Algorithm S: MSTEP = 0 to 2 For Algorithm C: MSTEP = 0 to 16 For Algorithm RC: MSTEP = 0 to 18 <p>For Scan mode, this field is not used and should be programmed to 0x00. This is because in Scan mode, only single step execution (interleaved mode) is performed.</p>

11.3.1.26 Self-Test Baud Rate Register (STBRR)

Address: Base + 0x34C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	WDT		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R									BR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-30. Self-Test Baud Rate Register (STBRR)

Table 11-31. STBRR field descriptions

Field	Description
WDT	Watchdog timer value. This value is used to monitor that the algorithm sequence is correctly executed within the safe time period. The self-testing watchdog is enabled by setting the STAWnR[WDTE] control bits. A fixed pre-scaler runs on the ADC clock (120 MHz). 000 0.1 ms 001 0.5 ms 010 1 ms 011 2 ms 100 5 ms 101 10 ms 110 20 ms 111 50 ms
BR	Baud rate for the selected algorithm in Scan mode (MCR[MODE] = 1). This field must be programmed before enabling the self-test channel. 0x00 Maximum scheduling rate (nominal rate) ... 0xFF Minimum scheduling rate (nominal rate scaled by 255)

11.3.1.27 Self-Test Status Register 1 (STSR1)

Address: Base + 0x350

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	WDSERR	0	WDTERR	OVERWR	ST_EOC	0	0	0	0	WDG_EOA_C	WDG_EOA_RC	WDG_EOA_S
W					w1c		w1c	w1c	w1c					w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR_C	ERR_RC	ERR_S2	ERR_S1	ERR_S0	0	STEP_C					STEP_RC				
W	w1c	w1c	w1c	w1c	w1c											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-31. Self-Test Status Register 1 (STSR1)

Table 11-32. STSR1 field descriptions

Field	Description
WDSERR	Watchdog sequence error of the ADC sub-system (check for algorithm step sequence). It generates an interrupt if enabled (STCR2[MSKWDSERR] = 1). It provides the fault indication to the FCCU, asserting CF or NCF according to the STCR2[FMA_WDSERR] mapping. 0 No failure. 1 Failure occurred.

Table 11-32. STSR1 field descriptions (continued)

Field	Description
WDTERR	Watchdog timer error of the ADC sub-system (algorithm check for completion within safe time). It generates an interrupt if enabled (STCR2[MSKWDTERR] = 1). It provides the fault indication to the FCCU, asserting CF or NCF according to the STCR2[FMA_WDTERR] mapping. 0 No failure. 1 Failure occurred.
OVERWR	Overwrite error. Used to notify when the STSR1[ERR n] bit is overwritten by a newer one. The new error status is written or discarded according to the MCR[OWREN] bit value. To avoid OVERWR indication, the ERR n status bit must be cleared (via software).
ST_EOC	Self-Test EOC Bit. If IMR[MSKEOC] = 1, this bit is set along with EOC bit when end_of_conversion signal is received from ADC analog for self-test channel. It generates an interrupt if enabled by STCR2[MSKST_EOC].
WDG_EOA_C	This bit indicates that Algorithm C has been completed. This bit is set after the last step of the algorithm is executed. It generates an interrupt if enabled (STCR2[MSKWDG_EOA_C] = 1). This bit is set only if STAW4R[WDTE] = 1. For CTU conversions, this bit is significant only for Burst mode of operation.
WDG_EOA_RC	This bit indicates that Algorithm RC has been completed. This bit is set after the last step of the algorithm is executed. It generates an interrupt if enabled (STCR2[MSKWDG_EOA_RC] = 1). This bit is set only if STAW3R[WDTE] = 1. For CTU conversions, this bit is significant only for Burst mode of operation.
WDG_EOA_S	This bit indicates that Algorithm S has been completed. This bit is set after the last step of Algorithm S is executed. It generates an interrupt if enabled (STCR2[MSKWDG_EOA_S] = 1). This bit is set only if STAW0R[WDTE] = 1. For CTU conversions, this bit is significant only for Burst mode of operation.
ERR_C	Indicates an error on the self-testing channel (Algorithm C). It generates an interrupt if enabled (STCR2[MSKERR_C] = 1). It provides the fault indication to the FCCU, asserting the programmed fault line (STCR2[FMA n]). You can also set the ERR_C bit (fault injection) by setting the STCR2[SERR] bit. In this case the CF or NCF lines are asserted according to the STCR2[FMA n] mapping. 0 No Algorithm C error has occurred. 1 An Algorithm C error has occurred.
ERR_RC	Indicates an error on the self-testing channel (algorithm RC). It generates an interrupt if enabled (STCR2[MSKERR_RC] = 1). It provides the fault indication to the FCCU, asserting the programmed fault line (STCR2[FMA n]). You can also set the ERR_RC bit (fault injection) by setting the STCR2[SERR] bit. In this case the CF or NCF lines are asserted according to the STCR2[FMA n] mapping. 0 No Algorithm RC error has occurred. 1 An Algorithm RC error has occurred.
ERR_S2	Indicates an error on the self-testing channel (algorithm SUPPLY, Step2). It generates an interrupt if enabled (STCR2[MSKERR_S2] = 1). It provides the fault indication to the FCCU, asserting the programmed fault line (STCR2[FMA n]). You can also set the ERR_S2 bit (fault injection) by setting the STCR2[SERR] bit. In this case the CF or NCF lines are asserted according to the STCR2[FMA n] mapping. 0 No error has occurred on the sampled signal. 1 An error has occurred on the sampled signal.

Table 11-32. STSR1 field descriptions (continued)

Field	Description
ERR_S1	Indicates an error on the self-testing channel (algorithm SUPPLY, Step1). It generates an interrupt if enabled (STCR2[MSKERR_S1] = 1). It provides the fault indication to the FCCU, asserting the programmed fault line (STCR2[FMA n]). You can also set the ERR_S1 bit (fault injection) by setting the STCR2[SERR] bit. In this case the CF or NCF lines are asserted according to the STCR2[FMA n] mapping. 0 No VDD error has occurred. 1 A VDD error has occurred.
ERR_S0	Indicates an error on the self-testing channel (algorithm SUPPLY, Step0). It generates an interrupt if enabled (STCR2[MSKERR_S0] = 1). It provides the fault indication to the FCCU, asserting the programmed fault line (STCR2[FMA n]). You can also set the ERR_S0 bit (fault injection) by setting the STCR2[SERR] bit. In this case the CF or NCF lines are asserted according to the STCR2[FMA n] mapping. 0 No VREF error has occurred. 1 A VREF error has occurred.
STEP_C	Step of Algorithm C when an ERR_C has occurred. 0.. (NUM_C_STEPS – 1) → Algorithm C.
STEP_RC	Step of Algorithm RC when an ERR_RC has occurred. 0.. (NUM_RC_STEPS – 1) → Algorithm RC.

11.3.1.28 Self-Test Status Register 2 (STSR2)

Address: Base + 0x354

Access: User read-only




Figure 11-32. Self-Test Status Register 2 (STSR2)

Table 11-33. STSR2 field descriptions

Field	Description
OVFL	Overflow bit. This bit is set when the divisor is zero. If this happens, the STSR1[ERR_S1] bit is also set.
DATA1	Test channel converted data when the ERR_S1 has occurred. — Algorithm S (step1) → fractional part of the ratio TEST(step1)/TEST (step0) = VDD/VBGAP.
DATA0	Test channel converted data when the ERR_S0 has occurred. — Algorithm S (step1) → integer part of the ratio TEST(step1)/TEST (step0) = VDD/VBGAP.

NOTE

If the MCR[OVERWR] bit is set, the STSR2-4 registers are overwritten if another error occurs.

11.3.1.29 Self-Test Status Register 3 (STSR3)




Figure 11-33. Self-Test Status Register 3 (STSR3)

Table 11-34. STSR3 field descriptions

Field	Description
DATA1	Test channel converted data when the ERR_S2 has occurred. — Algorithm S (step2) → TEST channel data = VREF/VREF.
DATA0	Test channel converted data when the ERR_S0 has occurred. — Algorithm S (step0) → TEST channel data = VBGAP/VREF.

NOTE

If the MCR[OVERWR] bit is set, the STSR2-4 registers are overwritten if another error occurs.

11.3.1.30 Self-Test Status Register 4 (STSR4)

Address: Base + 0x35C Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	DATA1											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	DATA0											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-34. Self-Test Status Register 4 (STSR4)

Table 11-35. STSR4 field descriptions

Field	Description
DATA1	Test channel converted data when the ERR_C has occurred. — Algorithm C → TEST channel data.
DATA0	Test channel converted data when the ERR_RC has occurred. — Algorithm RC → TEST channel data.

NOTE

If the MCR[OVERWR] bit is set, the STSR2-4 registers are overwritten if another error occurs.

11.3.1.31 Self-Test Data Register 1 (STDR1)

Address: Base + 0x370 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	VALID	OVERWR	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TCDATA											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 11-35. Self-Test Data Register 1 (STDR1)

Table 11-36. STDR1 field descriptions

Field	Description
VALID	Valid data. Used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read.
OVERWR	Overwrite data. Used to notify when a conversion data is overwritten by a newer result. The new data is written or discarded according to the MCR[OWREN] bit value.
TCDATA	Test channel converted data.

11.3.1.32 Self-Test Data Register 2 (STDR2)

Address: Base + 0x374

Access: User read-only




Figure 11-36. Self-Test Data Register 2 (STDR2)

Table 11-37. STDR2 field descriptions

Field	Description
FDATA	Fractional part of the ratio $TEST(step1)/TEST (step0) = VDD/VBGAP$ for Algorithm S.
VALID	Valid data. Used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read.
OVERWR	Overwrite data. Used to notify when a conversion data is overwritten by a newer result. The new data is written or discarded according to the MCR[OWREN] bit value.
IDATA	Integer part of the ratio $TEST(step1)/TEST (step0) = VDD/VBGAP$ for Algorithm S.

11.3.1.33 Self-Test Analog Watchdog Register 0 (STAW0R)

Address: Base + 0x380 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AW	WDT	0	0	THRH											
W	DE	E														
Reset	0	0	0	0	0	1	1	1	0	0	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	1	0	0	1	1	0	0	0	1	0	1

Figure 11-37. Self-Test Analog Watchdog Register 0 (STAW0R)

Table 11-38. STAW0R field descriptions

Field	Description
AWDE	Analog watchdog enable 0 The analog watchdog related to Algorithm S (Step0) is disabled. 1 The analog watchdog related to Algorithm S (Step0) is enabled.
WDTE	Watchdog timer enable. The watchdog timer verifies: <ul style="list-style-type: none"> • Correct sequence of the algorithm (step sequence) • Execution of the algorithm within the safe time period as defined by STBRR[WDT] As soon as the watchdog timer is enabled the algorithm starting must be detected within the safe time period. The watchdog timer is reset each time the Algorithm S (Step0) restarts. Note: This bit should be set only in Scan mode. 0 The watchdog timer related to Algorithm S is disabled. 1 The watchdog timer related to Algorithm S is enabled.
THRH	High threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_S0] status bit is set if STDR1[TCDATA] > THRH.
THRL	Low threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_S0] status bit is set if STDR1[TCDATA] < THRL.

11.3.1.34 Self-Test Analog Watchdog Register 1A (STAW1AR)

Address: Base + 0x384 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AW	0	0	0	THRH											
W	DE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 11-38. Self-Test Analog Watchdog Register 1A (STAW1AR)

Table 11-39. STAW1AR field descriptions

Field	Description
AWDE	Analog watchdog enable 0 The analog watchdog related to Algorithm S (Step1) is disabled. 1 The analog watchdog related to Algorithm S (Step1) is enabled.
THRH	High threshold value (integer part) for test channel for Algorithm S (Step1) (unsigned coding).
THRL	Low threshold value (integer part) for test channel for Algorithm S (Step1) (unsigned coding).

11.3.1.35 Self-Test Analog Watchdog Register 1B (STAW1BR)

Address: Base + 0x388

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	THRH											
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	1	1	1	0	1	1	0	1	0	0	0	0

Figure 11-39. Self-Test Analog Watchdog Register 1B (STAW1BR)

Table 11-40. STAW1BR field descriptions

Field	Description
THRH	High threshold value (fractional part) for test channel for Algorithm S (Step1)(unsigned coding).
THRL	Low threshold value (fractional part) for test channel for Algorithm S (Step1) (unsigned coding).

11.3.1.36 Self-Test Analog Watchdog Register 2 (STAW2R)

Address: Base + 0x38C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	DE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	1

Figure 11-40. Self-Test Analog Watchdog Register 2 (STAW2R)

Table 11-41. STAW2R field descriptions

Field	Description
AWDE	Analog watchdog enable 0 The analog watchdog related to Algorithm S (Step2) is disabled. 1 The analog watchdog related to Algorithm S (Step2) is enabled.
THRL	Low threshold value for channel <i>n</i> (unsigned coding). If the analog watchdog is enabled, the STSR1[ERR_S2] status bit is set if STDR1[TCDATA] < THRL.

11.3.1.37 Self-Test Analog Watchdog Register 3 (STAW3R)

Address: Base + 0x390

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AW	WDT	0	0	THRH											
W	DE	E														
Reset	0	0	0	0	1	0	0	0	0	1	1	0	1	1	0	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	1	1	1	1	0	0	1	0	0	1	1

Figure 11-41. Self-Test Analog Watchdog Register 3 (STAW3R)

Table 11-42. STAW3R field descriptions

Field	Description
AWDE	Analog watchdog enable 0 The analog watchdog related to Algorithm RC is disabled. 1 The analog watchdog related to Algorithm RC is enabled.
WDTE	Watchdog timer enable. The watchdog timer verifies: <ul style="list-style-type: none"> • Correct sequence of the algorithm (step sequence) • Execution of the algorithm within the safe time period as defined by STBRR[WDT] As soon as the watchdog timer is enabled the algorithm starting must be detected within the safe time period. The watchdog timer is reset each time the algorithm restarts. Note: This bit should be set only in Scan mode. 0 The watchdog timer related to Algorithm RC is disabled. 1 The watchdog timer related to Algorithm RC is enabled.
THRH	High threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_RC] status bit is set if STDR1[TCDATA] > THRH.
THRL	Low threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_RC] status bit is set if STDR1[TCDATA] < THRL.

11.3.1.38 Self-Test Analog Watchdog Register 4 (STAW4R)

Address: Base + 0x394

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AW	WDT	0	0	THRH											
W	DE	E														
Reset	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	1	1	1	1	1	0	1	1	0	0	0

Figure 11-42. Self-Test Analog Watchdog Register 4 (STAW4R)

Table 11-43. STAW4R field descriptions

Field	Description
AWDE	Analog watchdog enable 0 The analog watchdog related to Algorithm C is disabled. 1 The analog watchdog related to Algorithm C is enabled.
WDTE	Watchdog timer enable. The watchdog timer verifies: <ul style="list-style-type: none"> • Correct sequence of the algorithm (step sequence) • Execution of the algorithm within the safe time period as defined by STBRR[WDT] As soon as the watchdog timer is enabled the algorithm starting must be detected within the safe time period. The watchdog timer is reset each time the algorithm restarts. Note: This bit should be set only in Scan mode. 0 The watchdog timer related to Algorithm C is disabled. 1 The watchdog timer related to Algorithm C is enabled.
THRH	High threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_C] status bit is set if STDR1[TCDATA] > THRH. Note: For Algorithm C, this value is valid only for the Step0 (refer to the STAW5R register for the other Algorithm C steps).
THRL	Low threshold value for channel <i>n</i> . If the analog watchdog is enabled, the STSR1[ERR_C] status bit is set if STDR1[TCDATA] < THRL. Note: For Algorithm C, this value is valid only for the Step0 (refer to the STAW5R register for the other Algorithm C steps).

11.3.1.39 Self-Test Analog Watchdog Register 5 (STAW5R)

Address: Base + 0x398

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	THRH											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 11-43. Self-Test Analog Watchdog Register 5 (STAW5R)

Table 11-44. STAW5R field descriptions

Field	Description
THRH	High threshold value (unsigned coding) for Algorithm C (step1 to step CS – 1). If the analog watchdog is enabled (STAW4R[AWDE] = 1), the STSR1[ERR_C] status bit is set if $STDR1[TCDATA\{Stepn\}] - STDR1[TCDATA\{algC-step0\}] > THRH$.
THRL	Low threshold value (unsigned coding) for Algorithm C (step1 to step CS – 1). If the analog watchdog is enabled (STAW4R[AWDE] = 1), the STSR1[ERR_C] status bit is set if $STDR1[TCDATA\{algC-step0\}] - STDR1[TCDATA\{Stepn\}] > THRL$.

11.4 Functional description

11.4.1 ADC channel muxing

Table 11-45 defines the channel muxing for ADC_0 and ADC_1.

Table 11-45. ADC_0 and ADC_1 channel muxing

ADC		Int/ Ext	Signal Source ¹
Module Name	Channel Number		
Shared external channels between ADC_0 and ADC_1			
ADC_0	11	EXT	adc0_adc1_AN[11] ²
ADC_1	11		
ADC_0	12	EXT	adc0_adc1_AN[12] ²
ADC_1	12		
ADC_0	13	EXT	adc0_adc1_AN[13] ²
ADC_1	13		

Table 11-45. ADC_0 and ADC_1 channel muxing (continued)

ADC		Int/ Ext	Signal Source ¹
Module Name	Channel Number		
ADC_0	14	EXT	adc0_adc1_AN[14] ²
ADC_1	14		
ADC_0 external channels			
ADC_0	0	EXT	adc0_AN[0]
ADC_0	1	EXT	adc0_AN[1]
ADC_0	2	EXT	adc0_AN[2]
ADC_0	3	EXT	adc0_AN[3]
ADC_0	4	EXT	adc0_AN[4]
ADC_0	5	EXT	adc0_AN[5]
ADC_0	6	EXT	adc0_AN[6]
ADC_0	7	EXT	adc0_AN[7]
ADC_0	8	EXT	adc0_AN[8]
ADC_1 external channels			
ADC_1	0	EXT	adc1_AN[0]
ADC_1	1	EXT	adc1_AN[1]
ADC_1	2	EXT	adc1_AN[2]
ADC_1	3	EXT	adc1_AN[3]
ADC_1	4	EXT	adc1_AN[4]
ADC_1	5	EXT	adc1_AN[5]
ADC_1	6	EXT	adc1_AN[6]
ADC_1	7	EXT	adc1_AN[7]
ADC_1	8	EXT	adc1_AN[8]
ADC_0 internal channels			
ADC_0	9	INT	PMU analog mux output
ADC_0	10	INT	VDD_LV_COR Supply
ADC_0	15	INT	TSENS
ADC_1 internal channels			
ADC_1	9	INT	PMU analog mux output
ADC_1	10	INT	VDD_HV_PDI Supply
ADC_1	15	INT	VDD_HV_DRAM Supply
ADC_0 and ADC_1 Presampling			

Table 11-45. ADC_0 and ADC_1 channel muxing (continued)

ADC		Int/ Ext	Signal Source ¹
Module Name	Channel Number		
ADC_0	PRES0	INT	VDD_HV_ADR_0
ADC_0	PRES1	INT	VSS_HV_ADR_0
ADC_1	PRES0	INT	VDD_HV_ADR_1
ADC_1	PRES1	INT	VSS_HV_ADR_1

NOTES:

¹ See [Chapter 3, Signal Description](#).

² Accurate results cannot be guaranteed if both ADCs are configured to simultaneously sample the same shared channel.

[Table 11-46](#) defines the channel muxing for ADC_2 and ADC_3.

Table 11-46. ADC_2 and ADC_3 channel muxing

ADC		Int/ Ext	Signal Source ¹
Module Name	Channel Number		
Shared external channels between ADC_2 and ADC_3			
ADC_2	11	EXT	adc2_adc3_AN[11] ²
ADC_3	11		
ADC_2	12	EXT	adc2_adc3_AN[12] ²
ADC_3	12		
ADC_2	13	EXT	adc2_adc3_AN[13] ²
ADC_3	13		
ADC_2	14	EXT	adc2_adc3_AN[14] ²
ADC_3	14		
ADC_2 external channels			
ADC_2	0	EXT	adc2_AN[0]
ADC_2	1	EXT	adc2_AN[1]
ADC_2	2	EXT	adc2_AN[2]
ADC_2	3	EXT	adc2_AN[3]
ADC_3 external channels			
ADC_3	0	EXT	adc3_AN[0]
ADC_3	1	EXT	adc3_AN[1]
ADC_3	2	EXT	adc3_AN[2]
ADC_3	3	EXT	adc3_AN[3]
ADC_2 internal channels			

Table 11-46. ADC_2 and ADC_3 channel muxing (continued)

ADC		Int/ Ext	Signal Source ¹
Module Name	Channel Number		
ADC_2	9	INT	PMU analog mux output
ADC_2	10	INT	not used
ADC_2	15	INT	not used
ADC_3 internal channels			
ADC_3	9	INT	PMU analog mux output
ADC_3	10	INT	not used
ADC_3	15	INT	not used
ADC_2 and ADC_3 Presampling			
ADC_2	PRES0	INT	VDD_HV_ADR_23
ADC_2	PRES1	INT	VSS_HV_ADR_23
ADC_3	PRES0	INT	VDD_HV_ADR_23
ADC_3	PRES1	INT	VSS_HV_ADR_23

NOTES:

¹ See [Chapter 3, Signal Description](#).

² Accurate results cannot be guaranteed if both ADCs are configured to simultaneously sample the same shared channel.

[Figure 11-44](#) and [Figure 11-45](#) show the ADC channel muxing. Each ADC can select one out of 16 channels for conversion. Channels 11 to 14 are shared between the two ADCs. Channel 7 and 8 of each ADC are not implemented on all PXS30 derivatives. Refer to [Table 11-45](#) and [Table 11-46](#) for more details. Channel 9, 10, and 15 are not connected to external pins but to internal voltage sources as shown in [Figure 11-44](#), [Figure 11-45](#), [Table 11-45](#), and [Table 11-46](#).




Figure 11-44. ADC_0 and ADC_1 channel muxing

As shown in [Figure 11-44](#) and [Table 11-46](#), ADC_2 and ADC_3 implement a slightly different number of channels compared to ADC_0 and ADC_1.




Figure 11-45. ADC_2 and ADC_3 channel muxing

11.4.2 Analog channel conversion

- 12-bit resolution
- Reference voltage from 3.3 V to 5.5 V (nominal)
- Supply voltage from 3.3 V (nominal)
- The minimum conversion time (compound of sampling + bit evaluation) is 1 μ s (with a tolerance of clock frequency of 4% due to Spread Spectrum PLL). If smaller, performance is affected.
- The minimum sampling time is 383 ns (with a max tolerance of 4% in case a Spread Spectrum PLL provides the clock). If smaller, performance is affected.
- Software controlled power-down

Two conversion modes are available within the ADC module:

- Normal conversion
- Injected conversion

11.4.2.1 Normal conversion

This is the normal conversion that the user programs by configuring the normal conversion mask registers (NCMR). Each channel can be individually enabled by setting '1' in the corresponding NCMR field. Mask

registers must be programmed before starting the conversion and cannot be changed until the conversion of all the selected channels ends (MSR[NSTART] is cleared).

11.4.2.2 Normal conversion operating modes

Two operating modes are available for the normal conversion:

- One-Shot mode
- Scan mode

To enter one of these modes, the MCR[MODE] bit must be programmed. The first phase of the conversion process involves sampling the analog channel and the next phase involves the conversion phase when the sampled analog value is converted to digital as shown in [Figure 11-46](#).




Figure 11-46. Normal conversion flow

In One-Shot mode (MCR[MODE] = 0), a sequential conversion specified in the NCMRs is performed only once. At the end of each conversion, the digital result of the conversion is stored in the corresponding data register.

Example 11-1. One-Shot mode (MCR[MODE] = 0)

Channels A-B-C-D-E-F-G-H are present in the device where channels B-D-E are to be converted in the One-Shot mode. MCR[MODE] = 0 is set for One-Shot mode. Conversion starts from the channel B followed by conversion of channels D-E. At the end of conversion of channel E the scanning of channels stops.

The MSR[NSTART] status bit is automatically set when the Normal conversion starts. At the same time, the MCR[NSTART] bit is reset, allowing the software to program a new start of conversion. In that case, the new requested conversion starts after the running conversion is completed.

In Scan mode (MCR[MODE] = 1), a sequential conversion of N channels specified in the NCMR registers is continuously performed. As in the previous case, at the end of each conversion the digital result of the conversion is stored into the corresponding data register.

The MSR[NSTART] status bit is automatically set when the Normal conversion starts. Unlike One-Shot mode, MCR[NSTART] is not reset. It can be reset by software when the user needs to stop Scan mode. In that case, the ADC completes the current scan conversion and, after the last conversion, also resets the MCR[NSTART] bit.

Example 11-2. Scan mode (MCR[MODE] = 1)

Channels A-B-C-D-E-F-G-H are present in the device where channels B-D-E are to be converted in the Scan mode. MCR[MODE] = 1 is set for Scan mode. Conversion starts from the channel B followed by conversion of the channels D-E. At the end of conversion of channel E the scanning

of channel B starts followed by conversion of the channels D-E. This sequence repeats itself until the MCR[NSTART] bit is reset by software.

At the end of each conversion an End Of Conversion interrupt is issued (if enabled by the corresponding mask bit) and at the end of the conversion sequence an End Of Chain interrupt is issued (if enabled by the corresponding mask bit).

If the content of all the normal conversion mask registers is zero (that is, no channel is selected), the conversion operation is considered completed and the ECH interrupt (see [Section 11.4.7, Interrupts](#)) is issued immediately after the start of conversion.

11.4.2.3 Injected channel conversion

A conversion chain can be injected into the ongoing Normal conversion by configuring the Injected Conversion Mask Registers (JCMR). As Normal conversion, each channel can be individually selected. This injected conversion can only occur in One-Shot mode and interrupts the normal conversion. When an injected conversion is inserted, ongoing channel conversion is aborted and the injected channel request is processed. After the last channel in the injected chain is converted, normal conversion resumes from the channel at which the normal conversion was stopped as shown in [Figure 11-47](#).




Figure 11-47. Injected sample/conversion sequence

The MSR[JSTART] status bit is automatically set when the Injected conversion starts. At the same time the MCR[JSTART] bit is reset, allowing the software to program a new start of conversion. In that case the new requested conversion starts after the running injected conversion is completed.

At the end of each injected conversion, an End Of Injected Conversion (JEOC) interrupt is issued (if enabled by the corresponding mask bit) and at the end of the sequence an End Of Injected Chain (JECH) interrupt is issued (if enabled by the corresponding mask bit).

If the content of all the injected conversion mask registers is zero (that is, no channel is selected) the interrupt JECH is immediately issued after the start of conversion.

Once started, injected chain conversion cannot be interrupted by any other conversion type (it can, however, be aborted; see [Section 11.4.2.4, Abort conversion](#)).

11.4.2.4 Abort conversion

Two different abort functions are provided.

- The user can abort the ongoing conversion by setting the MCR[ABORT] bit. The current conversion is aborted and the conversion of the next channel of the chain is immediately started (generating a new start pulse to the Analog ADC). In the case of an abort operation, the NSTART/JSTART bit remains set and the MCR[ABORT] bit is reset after the conversion of the next channel starts. The EOC corresponding to the aborted channel is not generated. This behavior is true for normal or triggered/Injected conversion modes. If the last channel of a chain is aborted, the end of chain is reported generating an ECH interrupt.
- It is also possible to abort the current chain conversion by setting the MCR[ABORTCHAIN] bit. In that case the behavior of the ADC depends on the MCR[MODE] bit. In fact, if Scan mode is disabled (MCR[MODE] is cleared), the MCR[NSTART] bit is automatically reset together with the MCR[ABORTCHAIN] bit. Otherwise, if the MCR[MODE] bit is set, a new chain conversion is started. The EOC of the current aborted conversion is not generated but an ECH interrupt is generated to signal the end of the chain.

When a chain conversion abort is requested (the MCR[ABORTCHAIN] bit is set) while an injected conversion is running over a suspended Normal conversion, both injected chain and Normal conversion chain are aborted (both the MCR[NSTART] and MCR[JSTART] bits are also reset).

11.4.3 Analog clock generator and conversion timings

The clock frequency can be selected by programming the MCR[ADCLKSEL] bit. When this bit is set, the ADC clock has the same frequency as the system clock. Otherwise, the ADC clock is half of the system clock frequency. The MCR[ADCLKSEL] bit can be written only in power-down mode.

When the internal divider is not enabled (ADCCLKSEL = 1), it is important that the associated clock divider in the clock generation module is '1'. This is needed to ensure 50% clock duty cycle.

The direct clock should be used only in low power mode when the device is using only the 16 MHz fast internal RC oscillator, but the conversion still requires a 16 MHz clock. An 8 MHz clock is not fast enough.

In all other cases, the ADC should use the clock divided by two internally.

11.4.4 ADC sampling and conversion timing

In order to support different loading and switching times, several different Conversion Timing registers (CTR_x) are present. There is one register per channel type. INPLATCH and INPCMP configurations are limited when the system clock frequency is greater than 20 MHz.

When a conversion is started, the ADC connects the internal sampling capacitor to the respective analog input pin, allowing the capacitance to charge up to the input voltage value. The time to load the capacitor is referred to as sampling time. After completion of the sampling phase, the evaluation phase starts and all the bits corresponding to the resolution of the ADC are estimated to provide the conversion result.

The conversion times are programmed via the bitfields of the CTR_x register. Bitfields INPLATCH, INPCMP, and INPSAMPLE are used to define the total conversion duration (T_{conv}) and in particular the partition between sampling phase duration (T_{sample}) and total evaluation phase duration (T_{eval}).

The sampling phase duration is:

Eqn. 11-1

$$T_{sample} = (INPSAMPLE - ndelay) \cdot T_{ck}$$

$$INPSAMPLE \geq 8$$

where $ndelay$ is equal to 1. INPSAMPLE must be greater than or equal to 8 (hardware requirement). If INPSAMPLE is ≤ 7 , the sampling time remains as if INPSAMPLE = 8.

The total evaluation phase duration is:

Eqn. 11-2

$$T_{eval} = 12 \cdot T_{biteval} = 12 \cdot (INPCMP \cdot T_{ck})$$

The total conversion duration is (not including external multiplexing):

Eqn. 11-3

$$T_{conv} = T_{sample} + T_{eval} + ndelay \cdot T_{ck}$$

The timings refer to the unit T_{ck} , where $f_{ck} = (1/2 \times \text{ADC peripheral set clock})$.

The maximum clock frequency is specified in [Table 11-47](#).

Table 11-47. Max AD_ck frequency and related allowed configuration settings

AD_conf_comp<1:0>	AD_conf_latch	AD_conf_sample_input	AD_clk f _{max} (MHz)	AD_ck phase min. duration (ns)		Tsample min. (ns)
				High	Low	
3h	1	18h	60+4%	7.5	7.5	368

Presampling allows precharging or discharging the ADC internal capacitor before it starts sampling/conversion of the analog input. This is useful for resetting information (offset cancellation) regarding the last converted data. During presampling, the analog ADC samples the internally generated voltage, while in the sampling the analog ADC samples analog input coming from pads.

Presampling can be enabled or disabled on a per-channel basis by setting the corresponding bits in the Presampling Register 0 (PSR0).

After enabling the presampling for a channel, the normal sequence of operation is Presampling+Sampling+Conversion for that channel. Sampling of the channel can be bypassed by setting the PSCR[PRECONV] bit. When sampling of a channel is bypassed, the sampled data of internal voltage in the Presampling State is converted (see [Figure 11-48](#) and [Figure 11-49](#)).




Figure 11-48. Presampling sequence




Figure 11-49. Presampling sequence with PRECONV = 1

11.4.5 Programmable analog watchdog

The analog watchdogs are used for determining whether the result of a channel conversion lies within a given guarded area (as shown in [Figure 11-50](#)) specified by an upper and a lower threshold value named THRH and THRL, respectively.




Figure 11-50. Guarded area

After the conversion of the selected channel, a comparison is performed between the converted value and the threshold values. If the converted value lies outside that guarded area then corresponding threshold violation interrupts are generated. The comparison result is stored as WDGxH and WDGxL bits in the WTISR as explained in [Table 11-48](#). Depending on the mask bits MSKWDGxL and MSKWDGxH in the WTIMR, an interrupt is generated on threshold violation.

Table 11-48. Values of WDGxH and WDGxL fields

WDGxH	WDGxL	Converted data
1	0	converted data > THRH
0	1	converted data < THRL
0	0	THRL ≤ converted data ≤ THRH

NOTE

Avoid the situation where $THR_H < THR_L$. In this case, a WDGxH or WDGxL interrupt is always generated, and this could lead to misinterpretation of the watchdog interrupts.

11.4.6 Mode of operation

It is possible for the four ADCs to operate in parallel. The ADCs are able to sample and convert four physically different channels at the same time.

11.4.7 Interrupts

The ADC generates the following maskable interrupt signals:

- EOC (end of conversion) interrupt request
- ECH (end of chain) interrupt request
- JEOC (end of injected conversion) interrupt request
- JECH (end of injected chain) interrupt request
- EOCTU (end of CTU conversion) interrupt request
- WDGxL and WDGxH (watchdog threshold) interrupt requests
- REF_RANGE (reference voltage comparison) interrupt request
- Self-test interrupts

Table 11-49 shows the interrupts generated by each instantiation of the ADC module. The combined interrupts are routed to both interrupt controllers INTC_0 and INTC_1. The table applies to all PXS30 family members.

Table 11-49. ADC interrupts

ADC Interrupt Signals	Combined Interrupts (ORed) routed to INTC	Interrupt Function
EOC	ADC_EOC	End of Conversion interrupt request
ECH		End of Chain interrupt request
JEOC		End of Injected Conversion interrupt request
JECH		End of Injected Chain interrupt request
EOCTU		End of CTU Conversion interrupt request
WDG_EOA_S		End of Algorithm S interrupt request
WDG_EOA_RC		End of Algorithm RC interrupt request
WDG_EOA_C		End of Algorithm C interrupt request

Table 11-49. ADC interrupts (continued)

ADC Interrupt Signals	Combined Interrupts (ORed) routed to INTC	Interrupt Function
EOFFSET	ADC_ER	Error in offset cancellation interrupt request
OFFCANCVR		Offset cancellation phase over interrupt request
REF_RANGE		REF_RANGE interrupt request
WDSERR		Watchdog Sequence error interrupt request
WDTERR		Watchdog Timer error interrupt request
ERR_S0		Error on Self-Testing Channel Algorithm Supply Step0 interrupt request
ERR_S1		Error on Self-Testing Channel Algorithm Supply Step1 interrupt request
ERR_S2		Error on Self-Testing Channel Algorithm Supply Step2 interrupt request
ERR_RC		Error on Self-Testing Channel Algorithm RC interrupt request
ERR_C		Error on Self-Testing Channel Algorithm C interrupt request
WDGxL (x = 0 to 15)		ADC_WD
WDGxH (x = 0 to 15)	Watchdog x High Threshold Error interrupt request	

NOTE

If the ADC is in CTU Control Mode, only the sources WDGxL and WDGxH can generate an interrupt request.

Interrupts are generated during the conversion process to signal events such as End Of Conversion as explained in [Section 11.3.1.4, Channel Pending Register 0 \(CEO CFR0\)](#). The Channel Pending Register 0 (CEO CFR0) and Interrupt Mask Register (IMR) registers are provided in order to check and enable the interrupt requests.

Interrupts can be individually enabled on a channel-by-channel basis by programming the Channel Interrupt Mask Register 0 (CIMR0).

Several Channel Interrupt Pending registers are also provided in order to signal which of the channels' measurement has been completed.

The analog watchdog interrupts are handled by two 32-bit registers WTISR (Watchdog Threshold Interrupt Status Register) and WTIMR (Watchdog Threshold Interrupt Mask Register) in order to check and enable the interrupt request to the EIC module. The Watchdog interrupt source sets two pending bits WDGxH and WDGxL in the WTISR for each of the four channels being monitored.

The CEOFR0 contains the interrupt pending request status. If the user wants to clear a particular interrupt event status, then writing a '1' to the corresponding status bit clears the pending interrupt flag (at this write operation all the other bits of the CEOFR0 must be maintained at '0').

End of conversion interrupts for the self-test channel are similar to the interrupts for the normal conversion channel. The EOC and ECH bits for normal conversion are set for self-test channel also. Similar to other channels, self-test channel has Channel interrupt pending bit (ST_EOC) present in STSR1 and channel mask bit (MSKST_EOC) in STCR2 (corresponding to bits for every channel in the CEOFR0 and CIMR0 registers). In addition, End of Algorithm interrupts are also present, which are handled by the STSR1 and STCR2 registers.

Error interrupts related to self-testing are handled by status bits in STSR1 and mask bits in STCR2. If an error is generated due to analog watchdog monitoring or sequence checking of algorithm or internal watchdog timer timeout, the corresponding error bit is set in STSR1. The mask bits for these error bits are present in STCR2.

11.4.8 DMA functionality

For each ADC module, a DMA request can be programmed after the conversion of every channel by setting the respective masking bit in the DMAR register. The DMA masking bits must be programmed before starting any conversion.

The DMA transfers can be enabled using the DMAE[DMAEN] bit. When the DMAE[CLR] bit is set, the DMA request is cleared on the reading of the register for which DMA transfer has been enabled.

For more details on DMA channel assignments, please refer to [Chapter 19, Enhanced Direct Memory Access \(eDMA\)](#).

11.4.9 Power-down mode

The analog part of the ADC can be put in low power mode by setting the MCR[PWDN] bit. After releasing the reset signal, the ADC analog module is kept in power-down mode by default, so this state must be exited before starting any operation by clearing the MCR[PWDN] bit.

The power-down mode can be requested at any time by setting the PWDN bit in the MCR. If a conversion is ongoing, the ADC module cannot immediately enter the power-down mode. In fact, the ADC enters power-down mode only after completing the ongoing conversion. Otherwise, the ongoing operation should be aborted manually by resetting the NSTART bit and using the MCR[ABORTCHAIN] bit.

When the ADC enters power-down mode, the MSR[ADCSTATUS] bitfield is set to 0b001.

After the power-down phase is completed, the process ongoing before the power-down phase must be restarted manually by setting the NSTART or the JSTART bit.

Clearing the PWDN bit and setting the NSTART or the JSTART bit during the same cycle is not permitted.

11.4.10 Auto-clock-off mode

To reduce power consumption during the IDLE mode of operation (without going into power-down mode), an “auto-clock-off” feature can be enabled by setting the MCR[ACKO] bit. When enabled, the analog clock is automatically switched off when no operation is ongoing, that is, no conversion is programmed by the user.

11.4.11 Self-testing

11.4.11.1 General operation

For safety devices used for very critical applications, it is important to check at regular intervals to verify that the ADC is functioning correctly. For this purpose, the self-testing feature has been incorporated inside the ADC.

The self-tests use analog watchdogs to verify the result of self-test conversions. The threshold of these watchdogs is saved in the test flash. Before running the self-test, you must copy these values from the test flash to the STAWxR registers.

Three types of self-testing algorithms have been implemented inside ADC analog.

- **Supply self-test: Algorithm S.** It includes the conversion of the ADC internal bandgap voltage, ADC supply voltage, and ADC reference voltage. It includes a sequence of 3 test conversions (steps). The supply test conversions must be an atomic operation (no functional conversions interleaved).
- **Resistive-Capacitive self-test: Algorithm RC.** It includes a sequence of 19 test conversions (steps) by setting the ADC internal resistive digital-to-analog converter (DAC).
- **Capacitive self-test: Algorithm C.** It includes a sequence of 17 test conversions (steps) by setting the capacitive elements comprising the sampling capacitor/ capacitive DAC.

The ADC implements an additional test channel dedicated for self-testing. It also provides signals to schedule self-testing algorithms using Configuration registers, monitors the converted data using analog watchdog registers, and flags the error to the Fault Collection and Control Unit (FCCU) in case some failure occurs in any of the algorithms.

The test channel can be activated in CPU or CTU mode as described in [Table 11-50](#).

Table 11-50. Test channel activation

ADC mode	Test channel (ADC)	Test channel (CTU)
CPU mode (MCR[CTUEN] = 0)	Yes (One-Shot mode and Scan mode)	No
CTU trigger mode	No	Yes
CTU control mode	No	Yes

11.4.11.2 CPU mode

In this case, test channel works similar to normal conversion. In CPU mode, the test channel is enabled by setting STCR2[EN].

The self-testing channel conversions are carried along with the functional conversions. The sequencing of steps of the selected algorithm for the test channel depends on the operating mode of normal conversions interleaved, selected by the MCR[MODE] bit.

In One-Shot mode, if the test channel is enabled, only one step of the selected self-testing algorithm is executed at the end of the chain. The step number and algorithm to be executed is programmed in STCR3 register. So, in One-Shot mode, the sequence is as follows:

- Program NCMR0 to select channels to be converted for normal conversion.
- Program MCR[MODE] = 0 to select One-Shot mode.
- Program sampling duration values in STCR1[INPSAMP_n] bitfield.
- Select the self-testing algorithm in STCR3[ALG]. Default is Algorithm S.
- Enable self-testing channel by setting the STCR2[EN] bit.
- Start the normal conversion by setting the MCR[NSTART] bit.
- All normal conversions are executed as usual.
- At the end of all the normal conversions, the step number programmed in the STCR3[MSTEP] bitfield of self-testing algorithm selected by STCR3[ALG] is executed similar to a normal functional channel.
- On receiving the End of Conversion for the test channel, the digital result is written in STDR1.TCDATA and STDR1[VALID] bit is set. Also, the ISR[EOC], ISR[ECH], are set and STSR1[ST_EOC] bits are set.
- State Machine returns to IDLE state.

Example 11-3.

Channels A-B-C-D-E-F-G-H are present in the device where channels B-D-E are to be converted in the One-Shot mode. MODE=0 is set for One-Shot mode. The result is shown in [Figure 11-51](#). Conversion for channels B-D-E are done. After channel E test channel conversion is done and ISR[ECH] and ISR[EOC] are set.




Figure 11-51. Test channel conversion example

The MSR[NSTART] status bit is automatically set when the Normal conversion starts and is reset at the end of conversion for test channel.

In Scan mode, consecutive steps of selected self-test algorithm are converted continuously at the end of each chain of normal conversions. The number of channels converted at the end of each chain is 1 (except for Algorithm S, in which all the steps are performed at once without any functional conversion interleaved). So, in Scan mode the sequence is as follows:

- Program NCMR0 to select the channels to be converted for normal conversion.
- Program MCR[MODE] = 1 to select Scan mode.
- Program sampling duration values in the STCR1[INPSAMP] bitfield.
- Select the self-testing algorithm in STCR3[ALG]. By default, all three algorithms are selected; i.e., all algorithms are executed step-by-step, one after the other.
- Enable self-testing channel by setting the STCR2[EN] bit.
- Start the normal conversion by setting MCR[NSTART].

- All normal conversions are executed as usual.
- At the end of chain of the normal conversions, (assuming default value of STCR3[ALG]) all steps of Algorithm S are performed (as Algorithm S is always atomic). MSR[SELF_TEST_S] is set.
- On receiving end of conversion of test channel for last step of Algorithm S, the digital result is written in STDR1[TCDATA] and the STDR1[VALID] bit is set. At the same time, MSR[SELF_TEST_S] is reset. For Step1, the integral part and fractional part are written in STDR2[IDATA] and STDR2[FDATA]. Also, the ISR[EOC], ISR[ECH], and STSR2[ST_EOC] bits are set.
- Then the next chain of normal conversion starts.
- At end of the normal conversion chain, Step0 of Algorithm RC is executed.
- On the receiving end of the conversion of test channel for Step0 of Algorithm RC, the digital result is stored in STDR1[TCDATA], and the STDR1[VALID] bit is set (if the MCR[OVERWR] bit is set). Also, the ISR[EOC] and ISR[ECH] bits are set, and STSR2[ST_EOC] is set.
- Then the next chain of normal conversion starts.
- At end of the normal conversion chain, Step1 of Algorithm RC is executed.
- This process continues for all the steps of all three algorithms.
- State Machine returns to IDLE state when MCR[NSTART] is cleared.

Instead of starting normal conversion by software (by setting MCR[NSTART]), if it is started by external trigger, the test channel behavior remains the same.

In case of Injected conversions, test channel conversion is not performed. It is performed only during Normal conversions.

If during a test channel conversion, injection conversion arrives, then the test channel is aborted (just as a normal functional channel) and injected conversions are done. After injected conversions are completed, the test channel resumes from the step at which it was aborted. In this case, the MSR[SELF_TEST_S] remains high during the injected conversion.

For self-testing, the Mode bit should be programmed (at least one cycle) *before* setting the MCR[NSTART] bit and should not be changed thereafter until conversion is ongoing.

11.4.11.3 CTU mode

The CTU mode is enabled by setting MCR[CTUEN]. With this bit set, the CTU operates in control mode.

If MCR[CTUEN] is set, the test channel conversion can be started only by the CTU interface and software cannot start it. The STCR2[EN] bit does not have any effect in CTU mode. The MCR[CTUEN] bit should not be changed while normal conversion is ongoing.

The interface between CTU and ADC (for self-test) is shown in [Figure 11-52](#).




Figure 11-52. Interface between ADC and CTU to manage self-test

For self-testing conversions in CTU mode, the CTU asserts the `ctu_adc_st_en` signal along with the `ctu_trigger` signal. The algorithm and the step number to be executed are put on the `ctu_adc_st_alg` and `ctu_adc_st_step` signals, respectively. The other signals `ctu_nextcmd`, `ctu_trigger`, and `ctu_dataout` have the same meaning as for normal CTU functional conversions.

For Algorithm S, the three steps must be atomic. In CTU mode, this is managed by CTU itself; i.e., the CTU has to send three triggers (one for each step) asserting `ctu_adc_st_en` and updating `ctu_adc_st_step` for each step.

The Channel Conversion Command Registers (`CLRx`) in the CTU (see [Chapter 18, Cross-Triggering Unit \(CTU\)](#)) allow setting up a self-test command and choosing among the algorithms available. See [Table 11-51](#) and [Table 11-52](#).

Table 11-51. CTU-CLR_x-ST1, ST0 meaning

ST1 bit	ST0 bit	Command meaning
0	0	No self-test Single conversion
0	1	Self-test command
1	0	No self-test command Dual conversion
1	1	No self-test Dual conversion

Table 11-52. CTU-CLR_x-ALG[1:0] meaning

ALG[1:0]	Algorithm meaning
00	Algorithm S
01	Algorithm RC
10	Algorithm C
11	Algorithm FULL (S + RC + C)

Algorithm S must be executed as an atomic test without interleaved user conversions.

Step0:

- VBGAP/VREF test
- Step1: VDD/VREF test
- Step2: VREF/VREF test

The CTU sends three triggers, one for each step, asserting `ctu_adc_st_en` and updating `ctu_adc_st_step` for each step.

Algorithms RC and C can be executed, programming the `CLRx` registers, in one of the following schemes:

- Burst mode: when the CTU schedules the execution of the `CLRx` register configured for the self-testing, both the Algorithms RC and C are executed in burst mode (step0—algRC, [gnd], step1—algRC, [gnd]...stepN—algRC, [gnd], step0—algC, step—algC, ... stepM—algC).
- Interleaved mode: when the CTU schedules the execution of the `CLRx` register configured for the self-testing, a single step of the Algorithm RC or C is executed according to an internal counter. In this mode, the ADC self-testing procedure is distributed and the functional conversions are not stalled for a long time.

The burst mode and interleaved mode are not applicable to Algorithm S, which can be executed only as an atomic conversion.

When Algorithm FULL is enabled, the CTU executes Algorithm S followed by Algorithm RC and Algorithm C.

The enabling of the trigger configured for the ADC self-testing can be performed according to the following schemes:

- Triggered mode: according to the current CTU implementation
- Sequential mode: according to the current CTU implementation

11.4.11.4 Abort and abort chain for self-testing channel

Setting `MCR[ABORT]` during self-test channel has no effect.

In One-Shot Mode, if `MCR[ABORTCHAIN]` is set when test channel conversion is ongoing, the test channel is aborted and `ECH` is set. In this case, `EOC` for test channel is not generated.

For zero baud rate in Scan mode, if `MCR[ABORTCHAIN]` bit is set when test channel `STEP N` is ongoing, the test channel `STEP N` is aborted and next chain conversion starts. At the end of this chain, `STEP N` conversion is performed again. (In case of Algorithm S, the FULL Algorithm is executed again).

The case of non-zero baud rate is described in [Section 11.4.11.7.1, Abort chain when baud rate is non-zero](#).

11.4.11.5 Self-test analog watchdog

The ADC also provides a monitor (watchdog) for the values returned by its analog portion for self-test algorithms. The analog watchdogs are used to determine whether the result of conversion for self-test algorithms lie in a particular guard area. For this purpose, separate self-test analog watchdog registers have been provided for each algorithm.

After the conversion of each step of an algorithm, a comparison is performed between the converted value and the threshold values if Analog watchdog feature is enabled by setting the STAW_xR[AWDE] bit. If the converted value does not lie between the upper and lower threshold values specified by the Analog Watchdog Register of the particular algorithm, the corresponding error bit STSR1[ERR__x] is set and the step number in which the error occurred is updated in the STSR1[STEP__x] bit (in case of Algorithm C or Algorithm RC). Also, erroneous data is written in the STSR4[DATA_x] bitfield. The STSR1[ERR__x] bits generate an interrupt (if enabled by corresponding Mask bit in the STCR2 register). The fault indication is also given to the FCCU via CF and NCF, so that necessary action can be taken at the device level. For more information, please see [Chapter 25, Fault Collection and Control Unit \(FCCU\)](#).

The Analog Watchdog feature works differently in case of Algorithm S. As already mentioned, Algorithm S is always an atomic operation. So, separate error bits are provided in STSR1 for each step of Algorithm S to avoid overwrite in case error occurs in more than one step. Hence, there are separate Mask bits for each step in STCR1. For the same reason, separate fields exist in the Status registers (STSR2 and STSR3) to store erroneous data for each step.

For Algorithm S Step1, a fixed-point division has to be performed outside the ADC (it takes around 26 cycles after EOC for Step1 to get the divided value) and it is the divided value on which the analog watchdog checks are applied. So, the value to be compared for Step1 contains integer as well as fractional parts. Thus, two registers (STAW1AR and STAW1BR) are provided. The comparison is done first for integer part using the threshold values programmed in STAW1AR. If integer part lies in the range, the fractional part comparison is skipped. Otherwise, it is compared with the values programmed in STAW1BR. [Table 11-53](#) summarizes this feature for Step1.

Table 11-53. Algorithm S (Step1) threshold comparison

STDR2[IDATA] (integer part)	STDR2[FDATA] (fractional part)	STSR1[ERR_S1]
> STAW1AR[THRH]	Any value	Set
< STAW1AR[THRL]	Any value	Set
== STAW1AR[THRH]	> STAW1BR[THRH]	Set
== STAW1AR[THRL]	< STAW1BR[THRL]	Set

For Algorithm S Step2, (VREF/VREF) is measured in order to check the integrity of sampling signal. For this particular conversion, no higher threshold value is required as the ideal value is 0xFFF. Only lower threshold value is programmed in STAW2R.

For Algorithm C, a separate register is provided for Step0. In Step0, an offset for other steps is measured. The converted data is compared with the threshold values provided by STAW5R if STAW4R[AWDE] is set. For other steps, this offset is subtracted from converted data before performing watchdog checks.

11.4.11.6 Watchdog timer

The watchdog timer is an additional check that monitors the sequence of the self-testing algorithm implemented and also that the algorithm is completed within a safe time period. The Watchdog timers can be enabled for CPU as well CTU conversions. Each algorithm has a different watchdog timer that runs independently of the other. The watchdog timer for a particular algorithm can be enabled by setting the

STAW_nR[WDTE] bit. The safe time value can be programmed in STBRR[WDT] bitfield (the default value is 10 ms, assuming a 120 MHz clock).

The safe time is measured starting from Step0 of the algorithm (including all normal chain conversions in between) to the point where Step0 of the same algorithm starts again.

The sequence is as follows:

- Program NCMR0 to select channels to be converted for normal conversion in Scan mode (MODE = 1).
- Program the STCR1 with required INPSAMP/INPCMP/INLATCH durations for desired test conversion Algorithms.
- Select the self-testing algorithm in STCR3[ALG]. By default, all three algorithms are selected (i.e., all algorithms are executed step by step, one after the other). For scan mode the default is Algorithm (S+RC+C) and for one shot mode the default is Algorithm S. Also, program STCR3[MSTEP] in case of One-Shot mode. .
- Enable the required interrupts from one of many possible interrupt events by writing STCR2 register (events are related to Watchdog sequence error, time error, error bits for individual steps errors, etc.) based on the diagnostic requirement of the chosen algorithm.
- Enable self-testing channel by setting the STCR2[EN] bit.
- Program safe period value in the STBRR[WDT] bitfield.

NOTE

This value is dependent on the ADC_clk frequency and total number of interleaved conversion steps, including normal conversion steps.

- Program the STAW_xR registers bits (except the WDTE bit) to associate a Watchdog (WDG) timer to a particular algorithm to monitor correct sequence (order) of algorithm steps and/or safe time of the chosen algorithm and threshold of the converted value at every step. For this purpose, a number of WDG timers are available and are programmable through 7 STAW_xR registers (x:0,3,4,1A,1B,2,5).
- Enable watchdog timer by setting STAW_xR[WDTE] bit. Assume the setting of WDTE bit to be 't0'. (It is important to do all the programming first, and then enable WDTE bit as the safe time check is also performed between setting of WDTE bit and start of Step0 to check that the algorithm has started within the safe time).
- Freeze the above setting writing MCR[STCL] (config lock). Start the normal conversion by setting MCR[NSTART].
- After first chain conversion ends, STEP0 of Algorithm S is executed. Let's assume the start of STEP0 to be 't1'.
- After this STEP1 and STEP2 of Algorithm S are executed.
- Then, next chain conversions are performed.
- When chain conversion completes, STEP0 of Algorithm RC is performed.
- After each chain conversion, consecutive STEP of Algorithm RC is performed. A similar sequence follows for Algorithm C.

- After the last step of Algorithm C is performed, another chain conversion is executed. At the end of this chain conversion, STEP0 of Algorithm S is started repeating the whole sequence. Assume this time (starting of STEP0) to be 't2'.
- For Algorithm S, if $(t1 - t0) > \text{Safe Period}$ or $(t2 - t1) > \text{Safe Period}$, the Watchdog timer flags an error and the STSR1[WDTERR] bit is set. Critical fault is asserted and interrupt is also generated if enabled by STCR2.MSKWDTERR bit. Otherwise, watchdog timer counter is reset and starts again to monitor the same for the next sequence.
- A similar sequence is followed for watchdog timers for Algorithm RC and Algorithm C.
- To stop the above algorithm(s):
 - Disable watchdog timer for all algorithms (STAWxR.WDTE).
 - One-Shot mode: algorithm automatically stops on every step unless next is initiated setting MCR[NSTART].
 - Scan mode: clearing of MCR[START] stops the scan mode conversion and thus stops the test conversion (algorithm).
- Check the converted data in STDR1–2 and error conditions in STSR1–4.

As the CTU does not incorporate any safe period checking mechanism, the Watchdog timers can be enabled for CTU conversions also.

NOTE

You must not enable the watchdog timer for the algorithm that is not to be executed.

11.4.11.6.1 Watchdog sequence checking

The watchdog timer also incorporates sequence checking features which checks that the steps of a particular algorithm are in correct order. If steps are not in order, then error is flagged by setting STSR1[WDSERR]. Critical fault is asserted and an interrupt is also generated, if enabled by STCR2[MSKWDSERR].

Watchdog sequence error is flagged in following cases:

- If steps of any algorithm are not executed in proper order.
- If abort chain occurs during test channel conversion, that step has to be repeated at the end of the next chain. This gives a sequence error as soon as test channel conversion starts again.

Exception: If abort chain occurs during last step of Algorithm S, then sequence error is not flagged as the whole algorithm has to be repeated again.

- If, for CTU conversions, step numbers provided by CTU are not in order. Watchdog sequence checking is significant for CTU burst mode only.

If injected conversion occurs during the test channel, the Watchdog sequence error is NOT flagged although the ongoing step number is aborted and is repeated again.

NOTE

The Watchdog Timer feature is applicable only for Scan mode, not for One-Shot mode. The STBRR[BR] should be set to zero for One-Shot mode.

11.4.11.7 Baud rate control for test channel

It defines the scheduling of test channel between the normal conversions. The scheduling rate is specified by the STBRR[BR] bitfield.

By default, if the test channel is enabled, one step of the selected algorithm is executed after every chain of normal conversion. The bandwidth consumed by test channel depends on the number of channels in normal chain. e.g. if we have 100 normal conversions in a chain, then test channel consumes only 1% of total bandwidth, which is very small. But in case the number decreases to just 4 channels, then the bandwidth consumed by test channel is 25%, which is significant (and may not be desirable as it slows down the normal conversion rate).

The STBRR[BR] bitfield provides flexibility by scheduling the test channel conversion to be performed not at the end of every chain but at the end of STBRR[BR] + 1 number of chains. For example, if STBRR[BR] = 5, a single step of selected algorithm for test channel is performed after 6 chain conversions, then the next step is performed at end of the next 6 chain conversions, and so on. By default, the value of STBRR[BR] is 0.

To use the baud rate feature in Scan mode, the NCMR should have a non-zero value.

NOTE

This feature is applicable only for Scan mode, not for One-Shot mode. The STBRR[BR] should be set to zero for One-Shot mode.

11.4.11.7.1 Abort chain when baud rate is non-zero

As already described, for a non-zero value of the STBRR[BR] bitfield, the test channel conversion is performed at the end of (BR + 1) number of chains. If an abort chain occurs during the chain in which the test channel is scheduled to be converted, then the test channel is converted after the next (BR + 1) number of chains.

For example, if the STBRR[BR] bitfield is programmed to 0x2, the sequence is two normal chains (without any test channel conversion), followed by a chain with the test channel converted at the end. Now, if an abort chain occurs during the first two chains, it is treated as a normal chain abort and the test channel is converted at the end of the 3rd chain only (as the case without any abort chain). But if an abort chain occurs during the 3rd chain, in which the test channel is scheduled to be converted, then the test channel is converted after the next three chains, i.e., at the end of the 6th chain (counting from the beginning).

Chapter 12

Boot Assist Module (BAM)

12.1 Overview

The Boot Assist Module is a block of read-only memory containing VLE code that is executed according to the boot mode of the device.

The BAM downloads code into internal SRAM through the following serial protocols and executes it afterwards:

- FlexCAN (with and without autobaud)
- LINFlexD-UART (with and without autobaud)

12.2 Features

The BAM serial boot provides the following features:

- Puts BAM in Safe mode if internal flash is not initialized or invalid
- Programmable 64-bit password protection for serial boot mode
- Serial boot loads the application boot code from a FlexCAN or LINFlex bus into internal SRAM
- Censorship protection for the internal flash module

NOTE

The BAM initializes the SRAM used for BAM operation and also the area in which the code is downloaded with 64-bit data so that no ECC errors are reported. The rest of the SRAM area remains uninitialized, and the application code must initialize the rest of the SRAM if it to be used.

12.3 Safety aspects

The PXS30 device accesses the BAM module only in a safe environment condition.

As a consequence of this, all the fault management mechanisms (NMI and interrupts generated by the FCCU) are ignored during BAM code execution whenever possible. The software timer (SWT), which is enabled on reset, is also disabled to prevent any resets.

The aim of the BAM code is to download code from a serial interface and place it in SRAM. At the end of the download, a checksum is performed to guarantee the integrity of the downloaded data.

12.4 Boot modes

The PXS30 supports the following boot modes:

- Single Chip (SC)—the device boots from the first bootable section of the flash main array.
- Serial Boot (SBL)—the device downloads boot code from either the FlexCAN or LINFlex interface and then executes it.

If booting is not possible with the selected configuration (e.g., if no valid Boot ID is found in any of the possible boot locations) then the device enters the static mode. “Static mode” is defined as entering the “LP SAFE” mode by programming the MC_ME accordingly and executing the Power Architecture “wait” instruction.

12.5 Memory Map

The BAM code resides in 8 KB of ROM mapped from address 0xFFFF_C000. The address space and memory used by the BAM is shown in [Table 12-1](#).

Table 12-1. BAM memory organization

Entity	Address
BAM entry point	0xFFFF_C000
Downloaded code base address	0x4000_0100. This address is valid only for GPIO-zero-data mode (JTAG). All other modes use a protocol that embeds the destination address.


The RAM location from which to download the code can be any 8-byte-aligned location in the SRAM, starting from the address 0x4000_0100.

12.6 Functional description

12.6.1 Entering boot modes

The PXS30 detects the boot mode based on external pins and device status. The following sequence applies (see [Figure 12-1](#)):

1. To boot from the FlexCAN or LINFlex, the device must be forced into an Alternate Boot Loader Mode via the FAB (Force Alternate Boot Mode) pin, which must be asserted before initiating the reset sequence. The type of alternate boot mode is selected according to the ABS (Alternate Boot Selector) pins (see [Table 12-2](#)).
2. If FAB is not asserted, the device boots from the first flash-memory sector that contains a valid boot signature.
3. If no flash memory sector contains a valid boot signature, the device goes into static mode.



NOTE: The gray blocks represent actions taken by hardware. The white blocks represent actions taken by software (BAM).

Figure 12-1. Boot mode selection

Table 12-2. Hardware configuration to select boot mode

FAB	ABS[2]	ABS[0]	Autobaud	BAM Action
0	x	x	—	No BAM code is executed. Normal boot from internal flash controlled by SSCM.
1	0	0	No	Serial boot via LINFlex_0.
1	0	1	No	Serial boot via FlexCAN_0.
1	1	0	Yes	Serial boot via LINFlex_0 or FlexCAN_0 with autobaud support for each peripheral. The serial boot loading is executed by the peripheral answering to a boot load request.
1	1	1	—	Reserved. BAM places the device in Safe Mode.

12.6.2 Reset Configuration Half Word Source (RCHW)

The PXS30 Flash is partitioned into boot sectors as shown in [Table 12-4](#). Each boot sector contains the Reset Configuration Half-Word (RCHW) at offset 0x00.




Figure 12-2. Reset Configuration Half-Word (RCHW)

Table 12-3. RCHW field descriptions

Field	Description
VLE	Selects the VLE or Book E instruction set. 0 Selects the classic PowerPC instruction set. 1 Selects the VLE instruction set.
BOOT_ID[0:7]	Valid boot identifier is 0x5A.




Figure 12-3. PXS30 flash memory partitioning and RCHW search

Table 12-4. Flash boot sector locations

Block	Address
0	0x0000_0000
1	0x0000_4000
2	0x0000_8000
3	0x0001_0000
4	0x0001_8000
5	0x0001_C000
6	0x0002_0000
7	0x0003_0000

12.6.3 Single chip boot mode

In single chip mode, the hardware searches all valid flash boot sector locations for a valid boot ID. As soon the device detects a bootable sector, it jumps within this sector and reads the 32-bit word at offset 0x4. This word is the address where the startup code is located (reset boot vector).

Then the device executes this startup code. The user application must have a valid instruction at the reset boot vector address.

If a valid RCHW is not found, the BAM code is executed. In this case, the BAM moves the PXS30 into static mode.

12.6.3.1 Boot and alternate boot

Some applications require an alternate boot sector so that the main boot can be erased and reprogrammed in the field.

When an alternate boot is needed, the user can create two bootable sectors. The lowest sector is the main boot sector, and the highest is the alternate boot sector. The alternate boot sector does not need to be consecutive to the main boot sector.

This scheme ensures that there is always one active boot sector by erasing one of the boot sectors only:

- Sector is activated (that is, program a valid BOOT_ID instead of 0xFF as initially programmed).
- Sector is deactivated writing to 0 some of the bits BOOT-ID bit field (bit 1 and/or bit 3, and/or bit 4, and/or bit 6).

12.6.4 Boot through BAM

12.6.4.1 Executing BAM

Single chip boot mode is managed by hardware and BAM does not participate in it.

BAM is executed only in the following cases:

- Serial boot mode has been selected by FABM pin
- Hardware has not found a valid Boot ID in any flash memory boot location

If one of these conditions is true, the device fetches code at location 0xFFFF_C000 and the BAM application starts.

12.6.4.2 BAM software flow

Figure 12-4 describes the BAM logic flow.




Figure 12-4. BAM logic flow

The first action is to save the initial device configuration. In this way is possible to restore the initial configuration after downloading the new code but before executing it. This allows the new code being executed as the device is just coming out of reset.

The BMODE bitfield of the SSCM_STATUS register (see [Section 49.3.1.1, System Status Register \(SSCM_STATUS\)](#)) indicates which boot is to be executed (see [Table 12-5](#)).

If the BMODE bitfield shows either a single chip value (011) or the reserved values, the boot mode is not considered valid and the BAM pushes the device into Safe mode.

In all other cases, the code of the relative boot is called. Data is downloaded and saved into the correct SRAM location.

Table 12-5. Fields of SSCM STATUS register used by BAM

Field	Description
BMODE	Device Boot Mode. 000 Reserved 001 FlexCAN Serial Boot Loader 010 LINFlexD Serial Boot Loader 011 Single Chip Other values are reserved.

Then, the initial device configuration is restored and the code jumps to the address of downloaded code. At this point BAM has just finished its task.

If any error is detected, such as a communication error, wrong boot selected, etc., BAM restores the default configuration and puts the device into static mode. Static mode means the device enters the low power Safe mode and the processor executes a wait instruction. It is needed if the device cannot boot in the selected mode. During BAM execution and after, the mode reported by the field S_CURRENT_MODE of the register ME_GS in the module MC_ME Module is “DRUN.”

12.6.4.3 BAM Resources

BAM uses/initializes the following MCU resources:

- MC_ME and MC_CGM modules to initialize mode and clock sources
- CAN_A, LINFlexD_A, and their pads when performing serial boot mode
- SWT is disabled in case of a serial boot mode or when entering static mode
- SSCM to check the boot mode and during password check (see [Table 12-5](#) and [Figure 12-5](#))
- External oscillator

The following hardware resources are used only when autobaud feature is selected:

- System Timer Module (STM) to measure the baud rate
- Clock Monitor Unit (CMU) to measure the external clock frequency related to the internal RC clock source
- FMPLL to work with the system clock near the maximum allowed frequency (for higher resolution during baud rate measurement)

The initial configuration is restored before executing the downloaded code.

When the autobaud feature is disabled, the system clock is selected directly from the external oscillator. Thus the oscillator frequency defines baud rates for serial interfaces used to download the user application (see [Table 12-6](#)).

For FlexCAN, the system clock is the FMPLL clock with IRC being the input to the FMPLL clock. The FMPLL is configured to be 96 MHz (with 16 MHz IRC). Because of the divide-by-2 divider on system clock, the FlexCAN module clock is > 40 MHz. The protocol clock of FlexCAN is driven from XOSC.

For LINFlexD, the FMPLL is selected as the system clock. The FMPLL is configured based on the XOSC. The CMU detects the XOSC frequency and whether the FMPLL is programmed accordingly.

Table 12-6. Serial boot mode without autobaud—Baud rates

Crystal frequency (MHz)	LINFlex baud rate (baud)	FlexCAN bit rate (bit/sec)
f_{extal}	$(f_{\text{extal}} \times 2) / 833$	$f_{\text{extal}} / 40$
8	19200	200K
12	28800	300K
16	38400	400K

Table 12-6. Serial boot mode without autobaud—Baud rates

Crystal frequency (MHz)	LINFlex baud rate (baud)	FlexCAN bit rate (bit/sec)
20	48000	500K
24	57600	600 K
32	76800	800 K
40	96000	1M

12.6.4.4 Download and execute the new code

From a high-level perspective, the download protocol follows steps:

1. Send message and receive acknowledge message for autobaud or autobit rate selection. (This step is optional for FlexCAN, but required for LINFlexD.)
2. Send 64-bit password.
3. Send start address, size of downloaded code in bytes, and VLE bit.
4. Download data.
5. Execute code from start address.

Each step must be complete before the next step starts.

These steps are correct if autobaud is disabled. Otherwise, to measure the baud rate some data from host to MCU are sent before the step 1 (see [Section 12.6.7, Autobaud feature](#)).

The communication is done in half duplex manner. Any transmission from the host is followed by the MCU transmission:

1. Host sends data to MCU and starts waiting
2. MCU echoes to host the data received
3. MCU verifies if echoes are correct
 - If data is correct, the host can continue to send data
 - If data is not correct, the host stops to transmit and MCU need to be reset

All multi-byte data structures are sent MSB first.

A more detailed description of these steps follows.

12.6.4.5 Download 64-bit password and password check

The first 64 bits received represent the password. This password is sent to the Password Check procedure, which verifies if it is correct.

Password check data flow is shown in [Figure 12-5](#) where:

- SSCM_STATUS[SEC] = 1 means that the flash memory is secured
- SSCM_STATUS[PUB] = 1 means flash memory with public access

In case of flash with public access, the received password is compared with the public password 0xFEED_FACE_CAFE_BEEF.

If public access is not allowed but the flash is not secured, the received password is compared with the value saved on NVPWD0 and NVPWD1 registers.

In both of previous cases, comparison is done by BAM application. If it goes wrong, BAM pushes MCU into static mode.

In case of public access not allowed and flash secured, the password is written into SSCM_PWCMPH/L registers.

After a fixed time waiting, comparison is done by hardware. Then BAM re-verifies the SSCM_STATUS[SEC] flag:

- SEC = 0, flash is now unsecured and BAM continues its task
- SEC = 1, flash is still secured because password was wrong; BAM puts MCU to standby mode.

This fixed time depends on external crystal oscillator frequency (XOSC). With XOSC of 12 MHz, fixed time is 350 ms.




Figure 12-5. Password check flow

12.6.4.6 Download start address, VLE bit, and code size

The next 8 bytes received by the MCU contain a 32-bit start address, the VLE mode bit, and a 31-bit code length as shown in Figure 12-6.

The VLE bit (Variable Length Instruction) indicates instruction set for which the code has been compiled. Currently the BAM supports only VLE = 1. This bit is provided for backward compatibility.

The start address defines where the received data is stored and where the MCU branches after the download is finished. The two LSB bits of the start address are ignored by the BAM program, such that the loaded code should be 32-bit word aligned.

The length defines how many data bytes are to be loaded.

NOTE

The maximum code size that can be provided starting from 0x4000_0100 is the SRAM memory size – 0x100 (for the BAM stack) – 0x10 (to prevent ECC error during pre-fetching). If code size is greater than this size, the BAM writes outside the SRAM memory, which causes an exception. Code execution will fail.

Observe that some members of the PXS30 family have SRAM modules smaller than 512 KB.




Figure 12-6. Start address, VLE bit, and download size in bytes

12.6.4.7 Download data

Each byte of data received is stored into device’s SRAM, starting from the address specified in the previous protocol step.

The address increments until the number of bytes of data received matches the number of bytes specified in the previous protocol step.

The SRAM is protected by 64-bit wide Error Correction Code (ECC). Once the BAM has the start location and code size information, it makes 64-bit writes on the area so that when downloaded data is written, no ECC errors occur. BAM always writes bytes into SRAM grouped into 32-bit words. If the last byte received does not fall onto a 32-bit boundary, the BAM fills it with 0 bytes.

Then a “dummy” word (0x0000_0000) is written to avoid ECC error during core prefetch.

As noted in the previous section, the maximum size of the data that can be downloaded is smaller than the size of the SRAM. In addition, since the SRAM performs 64-bit reads, it may be forced to write two

“dummy” words instead of just one, to account for the reads occurring on matching bitwise boundaries between the BAM and the SRAM.

12.6.4.8 Execute code

The BAM program waits for the completion of the last echo message transmission.

Then it restores the initial MCU configuration and jumps to the loaded code at Start Address, which was received in step 2 of the protocol.

At this point, the BAM has finished its tasks and the MCU is controlled by new code executing from SRAM.

12.6.5 Boot from UART—autobaud disabled

12.6.5.1 Configuration

Boot from UART protocol is implemented by LINFlexD_0 module. The following pins are used:

- LINFlex_TX corresponds to PCR[18]
- LINFlex_RX corresponds to PCR[19]

When the autobaud feature is disabled, the system clock is driven by the FMPLL clock.

The LINFlexD controller is configured to operate at a baud rate = (system clock frequency × 2) / 833 (see [Table 12-6](#) for baud rate example), using 8-bit data frame without parity bit and 1 stop bit.




Figure 12-7. LINFlex bit timing in UART mode

12.6.5.2 Protocol

[Table 12-7](#) summarizes the protocol and BAM action during this boot mode.

Table 12-7. UART boot mode download protocol (autobaud disabled)

Protocol step	Host sent message	BAM response message	Action
1	64-bit password (MSB first)	64-bit password	Password checked for validity and compared against stored password.
2	32-bit store address	32-bit store address	Load address is stored for future use.
3	VLE bit + 31-bit number of bytes (MSB first)	VLE bit + 31-bit number of bytes (MSB first)	Size of download are stored for future use. Verify if VLE bit is set to 1.
4	8 bits of raw binary data	8 bits of raw binary data	8 bits of data are packed into 32-bit words. This word is saved into SRAM starting from the "Load address." "Load address" incremented until the number of data received and stored matches the size as specified in the previous step.
5	none	none	Branch to downloaded code.

12.6.6 Bootstrap with FlexCAN—autobaud disabled

12.6.6.1 Configuration

Boot from FlexCAN protocol is implemented by the FlexCAN_0 module. The following pins are used:


- CAN_TX
- CAN_RX

When the autobaud feature is disabled, the system clock is driven by the FMPLL clock, with IRC being the input to the FMPLL and the FlexCAN protocol clock sourced by the external oscillator.

The FlexCAN controller is configured to operate at a baud rate = system clock frequency / 40 (see [Table 12-6](#) for examples of baud rate).

It uses the standard 11-bit identifier format detailed in the FlexCAN 2.0A specification.

FlexCAN controller bit timing is programmed with 10 time quantas, and the sample point is 2 time quantas before the end, as shown in [Figure 12-8](#).



1 time Quanta = 4 system clock periods

Figure 12-8. FlexCAN bit timing

12.6.6.2 Protocol

Table 12-8 summarizes the protocol and BAM action during this boot mode. All data are transmitted byte wise.

Table 12-8. FlexCAN boot mode download protocol (autobaud disabled)

Protocol step	Host sent message	BAM response message	Action
1	FlexCAN ID 0x011 + 64-bit password	FlexCAN ID 0x001 + 64-bit password	Password checked for validity and compared against stored password.
2	FlexCAN ID 0x012 + 32-bit store address + VLE bit + 31-bit number of bytes	FlexCAN ID 0x002 + 32-bit store address + VLE bit + 31-bit number of bytes	Load address is stored for future use. Size of download are stored for future use. Verify if VLE bit is set to 1
3	FlexCAN ID 0x013 + 8 to 64 bits of raw binary data	FlexCAN ID 0x003 + 8 to 64 bits of raw binary data	8 bits of data are packed into 32-bit words. These words are saved into SRAM starting from the "Load address." "Load address" increments until the number of data received and stored matches the size as specified in the previous step.
4	none	none	Branch to downloaded code

12.6.7 Autobaud feature

The purpose of Autobaud is to allow boot operation with a wide range of baud rates independently from the external oscillator frequency.

12.6.7.1 Configuration

The baud rate is measured by the BAM using the STM, which is driven by system clock. One of the main differences with the previous cases is that the system clock is not driven directly by the external oscillator, but it is driven by FMPLL output. The reason is that to have an optimum baud rate measurement resolution, the system clock needs to be nearer to the maximum allowed device frequency. This is achieved with the following two steps:

1. Using the Clock Monitor Unit (CMU) and the RC oscillator, the external frequency is roughly measured.
2. Using the FMPLL, the system clock is configured to be near to, but lower than the maximum allowed frequency.

The relation between system clock frequency and external clock frequency with FMPLL configuration value is shown on [Table 12-9](#).

Table 12-9. System clock frequency related to external clock frequency

f_{osc} [MHz]	PHI Clock	f_{sys} [MHz]
8	32	16
12	48	24
16	64	32
20	80	40
24	96	48
32	128	64
40	160	80

12.6.7.2 Boot from UART with autobaud enabled

The only difference between booting from UART with autobaud enabled and booting from UART with autobaud disabled is that a further byte is sent from the host to the MCU when autobaud is enabled. The value of that byte is 0x00.

This first byte measures the time from falling edge and rising edge. The baud rate can be calculated from this time.




Figure 12-9. Baud measurement on UART boot

Initially the UART RX pin is configured as a GPIO input. It waits in polling for the first falling edge, when the STM starts. The UART RX pin waits again for the first rising. At this point, the STM stops and the baud rate is computed from this measurement.

The LINFlexD module is configured to work in UART mode with the calculated baud rate. Then an acknowledge byte (0x59, ASCII char “Y”) is sent.

From this point, the BAM follows the normal UART mode boot protocol (see [Figure 12-10](#)).




Figure 12-10. BAM rate measurement flow during UART boot

12.6.7.2.1 Choosing the host baud rate

The calculation of the UART baud rate from the length of the first zero byte that is received allows the operation of the boot loader with a wide range of baud rates. However, in order to ensure proper data transfer, the upper and lower limits have to be kept.

The LINFlexD autobaud rate feature operates by polling the LINFlexD_RX pin for a low signal. The length of time until the next low to high transition is measured using the STM time base. This high-low-high transition is expected to be a zero byte: a start bit (low) followed by eight data bits (low) followed by a stop bit (high).

Upon reception of a zero byte and configuration of the baud rate, an acknowledge byte is returned to the host using the selected baud rate.

The time base is enabled at reception of first low bit, disabled and read at reception of next high bit. Error introduced due to polling will be small (typically <6 cycles).

The following equation gives the relation between baud rate and LINFlex register configuration:

Eqn. 12-1

$$LDIV = \frac{F_{cpu}}{16 \cdot baudrate}$$

LDIV is an unsigned fixed point number and its mantissa is coded into 13 bits of the LINIBRR register in the LINFlexD.

From this equation and considering that a single UART transmission contains 9 bits, it is possible to obtain the connection between time base measured by STM and LINIBB register:

Eqn. 12-2

$$LINIBRR = \frac{timebase}{144}$$

To minimize errors in baud rate, a large external oscillator frequency value and low baud rate signal are preferred.

Example 12-1. Baud rate calculation—24 Kbaud signal

Consider a 24 Kbaud signal and the device operating with 20 MHz external frequency.

- Over 9 bits the STM will measure: $(9 \times 20e6)/24e3 = 7497$ cycles.
- Error expected to be approximately ± 6 cycles due to polling.
- Thus, LINIBB is set to 52 (rounding required). This results in a baud rate of 24.038 Kbaud. Error of <0.2%.

To maintain the maximum deviation between host and calculated baud rate, recommendations for the user are listed [Table 12-10](#).

Table 12-10. Maximum and minimum recommended baud rates

$f_{sys} = f_{xtal}$ (MHz)	Max baud rate for guaranteed < 2.5% deviation	Min baud rate for guaranteed < 2.5% deviation
4	13.4 Kbit/s (SBR = 19)	30 bit/s (SBR = 8192)
8	26.9 Kbit/s (SBR = 19)	60 bit/s (SBR = 8192)

Table 12-10. Maximum and minimum recommended baud rates (continued)

$f_{\text{sys}} = f_{\text{xtal}}$ (MHz)	Max baud rate for guaranteed < 2.5% deviation	Min baud rate for guaranteed < 2.5% deviation
12	38.4 Kbit/s (SBR = 20)	90 bit/s (SBR = 8192)
16	51.2 Kbit/s (SBR = 20)	120 bit/s (SBR = 8192)
20	64.0 Kbit/s (SBR = 20)	150 bit/s (SBR = 8192)

Higher baud rates high may be used, but software must ensure they fall within the acceptable error range. Figure 12-11 shows the effect of quantization error on the baud rate selection.




Figure 12-11. Baud rate deviation between host and PXS30

Example 12-2. Baud rate calculation—250 Kbaud signal

Consider the reception of a 250 Kbaud signal from the host and PXS30 operating with a 4 MHz oscillator. Over 9 bits the time base measures: $(9 \times 4e6)/250e3 = 144$ cycles.

— Thus, LINIBB is set to $144/144 = 1$. This results in a baud rate of exactly 250 Kbaud.

However, a slower 225 Kbaud signal operating with 4 MHz XTAL would again result in LINIBB = 1, but this time with an 11.1% deviation.

12.6.7.3 Boot from FlexCAN with autobaud enabled

The only difference with the FlexCAN protocol used when autobaud is disabled is that the host sends to the MCU the following initialization FlexCAN frame for baud measurement purposes:

- Standard identifier = 0x0



- Data Length Code (DLC) = 0x0

As all the bits to be transmitted are dominant bits, there is a succession of 5 dominant bits and 1 stuff bit on the FlexCAN network (see [Figure 12-12](#)).

From the duration of this frame, the MCU calculates the corresponding baud rate factor with respect to the current CPU clock and initializes the FlexCAN interface accordingly.




Figure 12-12. Bit time measure

As UART boot mode, the FlexCAN RX pin is first configured to work as a GPIO input. In the end of baud rate measurement, it switches to work with FlexCAN module.

The baud rate measurement flow is shown in [Figure 12-13](#).




Figure 12-13. BAM rate measurement flow during FlexCAN boot

12.6.7.4 Choosing the host baud rate

The calculation of the FlexCAN baud rate allows the operation of the boot loader with a wide range of baud rates. However, the upper and lower limits have to be kept, in order to ensure proper data transfer.

Pins are measured until reception of the 5th recessive bit. Thus a total of 29 bit-times are measured (see [Figure 12-12](#)).

To minimize errors when calculating bit times and prescalers, operate with the minimum system clock prescaler divider (CAN_CR[PRES DIV]) and the maximum number of time quanta possible.

After measuring the 29 bit times, the result stored in the STM time base is used to select PRES DIV. The number of time quanta in a FlexCAN bit time is given by:

$$\text{Bit_time} = \text{SYNCSEG} + \text{TSEG1} + \text{TESG2}$$

SYNCSEG = Exactly one time quantum.

$$\text{TSEG1} = \text{PROGPSEG} + \text{PSEG1} + 2$$

$$\text{TSEG2} = \text{PSEG2} + 1$$

$$\text{Time base result} = 29 \times (\text{Presdiv} + 1) \times (\text{SYNCSEG} + \text{TSEG1} + \text{TSEG2})$$

The FlexCAN protocol specifies that the FlexCAN bit timing should comprise a minimum of 8 time quanta and a maximum of 25 time quanta. Therefore available range is:

$$8 \leq 1 + \text{TSEG1} + \text{TESG2} \leq 25$$

For 29 bit times, the possible range in which the result in the time base may reside, accounting for PRES DIV, is:

$$(232 \times (1 + \text{PRES DIV})) \leq \text{time base} \leq (725 \times (1 + \text{PRES DIV}))$$

Therefore, the available values of the time base can be divided into windows of 725 counts.

Table 12-11. Prescaler/divider and time base values

PRES DIV	Time base Minimum	Time base Maximum
0	232	725
1	726	1450
2	1451	2175
3	2176	2900

In the BAM, the time base is divided by 726, the remainder is discarded. The result provides the CAN_CR[PRES DIV] to be selected.

To help compensate for any error in the calculated baud rate, the resynchronization jump width is increased from its default value of 1 to a fixed value of 2 time quanta. This is the maximum value allowed that can accommodate all permissible FlexCAN baud rates. See [Table 12-12](#).

Table 12-12. FlexCAN standard compliant bit timing segment settings

Time Segment 1	Time Segment 2	RJW
5..10	2	1..2
4..11	3	1..3

Table 12-12. FlexCAN standard compliant bit timing segment settings (continued)

Time Segment 1	Time Segment 2	RJW
5..12	4	1..4
6..13	5	1..4
7..14	6	1..4
8..15	7	1..4
9..16	8	1..4

Timing segment 2 is kept as large as possible to keep the sample time within the bit time.

Table 12-13. Lookup table for FlexCAN bit timings

Desired number of Time quanta (DTq)	Time Segment 2	Time segment 1	
	PSEG2+1	PSEG1+1	PROPSEG+1
8 to 13 ¹	2	2	DTq – 5
8 to 13 ²	3	2	DTq – 6
14 to 15	3	3	DTq – 6
16 to 17	4	4	DTq – 7
18 to 19	5	5	DTq – 8
20 to 21	6	6	DTq – 9
22 to 23	7	7	DTq – 10
24 to 25	8	8	DTq – 11

NOTES:

¹ PRES DIV + 1 > 1

² PRES DIV + 1 = 1 (to accommodate information processing time IPT of 3 tq)

NOTE: All TSEG1 and TSEG2 times have been chosen to preserve a sample time between 70% and 85% of the bit time.

Table 12-14. Presdiv + 1 = 1

Desired number of time quanta	Register contents for CANA_CR
8	0x004A_2001
9	0x004A_2002
10	0x004A_2003
11	0x004A_2004
12	0x004A_2005
13	0x004A_2006

Table 12-15. Presdiv+1 >1 (YY = PRES DIV)

Desired number of time quanta	Register contents for CANA_CR
8	0xYY49_2002
9	0xYY49_2003
10	0xYY49_2004
11	0xYY49_2005
12	0xYY49_2006
13	0xYY49_2007
14	0xYY52_2007
15	0xYY52_2008

Table 12-15. Presdiv+1 >1 (YY = PRESDIV) (continued)

Desired number of time quanta	Register contents for CANA_CR
16	0xYY5B_2008
17	0xYY5B_2009
18	0xYY64_2009
19	0xYY64_200A
20	0xYY6D_200A
21	0xYY6D_200B
22	0xYY76_200B
23	0xYY76_200C
24	0xYY7F_200C
25	0xYY7F_200D

Examples showing the FlexCAN autobaud rate:

Example 12-3. 8 MHz crystal

Consider the case where using an 8 MHz crystal, user attempts to send 1 MB (max permissible baud rate) FlexCAN message.

- Time base, clocking at crystal frequency, would measure:
- $1 \text{ MB} = 8 \text{ clocks/bit} \rightarrow 29 \times 8 = 232 \text{ clocks}$
- To calculate $\text{PRESDIV} = 232/725 \rightarrow \text{PRESDIV} = 0$
- To calculate time quanta requirement:
- Time base result $= 29 \times (\text{Presdiv}+1) \times (\text{SYNCSEG} + \text{TSEG1} + \text{TSEG2})$
- $232 = 29 \times 1 \times (1 + \text{TSEG1} + \text{TSEG2})$
- $1 + \text{TSEG1} + \text{TSEG2} = 8.$
- From the lookup table, $\text{CANA_CR} = 0x004A_2001.$
- This give a baud rate of X. This gives 0% error.

Example 12-4. 20 MHz crystal

Consider the case where using a 20 MHz crystal, user attempts to send 62.5 Kbaud FlexCAN message.

- Time base, clocking at crystal frequency, would measure:
- $62.5 \text{ Kbaud} = 320 \text{ clocks/bit} \rightarrow 29 \times 320 = 9280 \text{ clocks}$
- To calculate $\text{PRESDIV} = 9280/725 = 12r580 \rightarrow \text{PRESDIV} = 12$
- To calculate time quanta requirement:
- Time base result $= 29 \times (\text{PRESDIV} + 1) \times (\text{SYNCSEG} + \text{TSEG1} + \text{TSEG2})$
- $9280 = 29 \times 13 \times (1 + \text{TSEG1} + \text{TSEG2})$
- $1 + \text{TSEG1} + \text{TSEG2} = 24.6 \sim 25$ (need to round up — S/W must track remainder)
- From the lookup table, $\text{CANA_CR} = 0x0C7F_200D.$

- This gives a baud rate of 61.538 Kbaud
- This equates to an error of: ~1.6%

This excludes cycle count error introduced due to software polling, likely to be ~6 system clocks.

12.6.8 Interrupt

No interrupts are generated or enabled by the BAM.

Chapter 13

Clock Architecture

13.1 System clock generation

Table 13-1 lists the clock signals generated on the PXS30.


Table 13-1. PXS30 clock signals

Clock	Description	Minimum frequency	Maximum frequency
IRCOSC	Internal RC oscillator. 16 MHz nominal. See Section 40.2, IRCOSC 16 MHz Internal RC Oscillator .	16 MHz nominal	
XOSC	External crystal oscillator 4–40 MHz. See Section 40.1, XOSC External Oscillator .	4 MHz	40 MHz
SYS_CLK	System clock.	8 MHz	90 MHz
CORE0_CLK	Clock for Core_0. Since Core_0 and Core_1 have the same clock source, CORE0_CLK and CORE1_CLK always have the same frequency.	8 MHz	180 MHz
CORE1_CLK	Clock for CORE_1. Since Core_0 and Core_1 have the same clock source, CORE0_CLK and CORE1_CLK always have the same frequency.	8 MHz	180 MHz
DRAMC_CLK	Clock for DRAM controller. The external DRAM clock receives half this frequency from DRAMC_CLK. Note: The minimum programmable speed is 16 MHz, but this clock should be set to a minimum of 60 MHz. In addition, the customer must align this speed with the selected memory being used.	60 MHz (see clock description)	180 MHz
FLASH_CLK	Clock for Flash memory.	4 MHz	45 MHz
CLK_OUT	External clock out.	10 MHz	60 MHz
FMPLL0_CLK	PHI output of PLL0.	16 MHz	180 MHz
FMPLL0_PCS_CLK	Progressive clock switching output (PHI_PCS) of the FMPLL_0. When progressive clock switching finishes, this clock has the same frequency as the PHI output.	16 MHz	180 MHz
FMPLL1_1D0_CLK	PHI output of PLL1. $FMPLL_1D0_CLK = F_{VCO}/ODF$	16 MHz	120 MHz
FMPLL1_1D1_CLK	PHI1 output of PLL1 $FMPLL_1D1_CLK = F_{VCO}/6$	42.66 MHz	80 MHz
SoR_Part_0_CLK	Clock signal for the Sphere of Replication Part 0 (SoR_0). Uses SYS_CLK as reference. Since SoR_0 and SoR_1 have the same clock source, SoR_Part_0_CLK and SoR_Part_1_CLK always have the same frequency.	8 MHz	90 MHz

Table 13-1. PXS30 clock signals (continued)

Clock	Description	Minimum frequency	Maximum frequency
SoR_Part_1_CLK	Clock signal for the Sphere of Replication Part 1(SoR_1). Uses SYS_CLK as reference. Since SoR_0 and SoR_1 have the same clock source, SoR_Part_0_CLK and SoR_Part_1_CLK always have the same frequency.	8 MHz	90 MHz
PERI0_CLK	Peripheral clock 0. Module clock for these peripherals: <ul style="list-style-type: none"> • CRC0, 1 • DSPI0, 1, 2 • FlexCAN0 	8 MHz	90MHz
PERI1_CLK	Peripheral clock 1. Module clock for these peripherals: <ul style="list-style-type: none"> • DSPI2 • FlexCAN1, 2, 3 • I²C0, 1, 2 • LINFlex0, 1, 2 • PIT 	4 MHz	45 MHz
MOTC_CLK	Motor control clock (FlexPWM). Module clock for these Motor Control related peripherals: <ul style="list-style-type: none"> • ADC0, 1, 2, 3 • CTU0, 1 • eTimer0, 1, 2 • FlexPWM0, 1, 2 	4 MHz	120 MHz
FR_CLK	FlexRay clock. Protocol clock engine for the FlexRay module. Uses 80 MHz source to generate two 90 degree out of phase protocol clocks.	4 MHz	40 MHz
CANPE_CLK	FlexCAN clock. Protocol engine clock of all FlexCAN instantiations. Uses 80 MHz source to generate 40 MHz CAN clock sources. Protocol clock for FlexCAN cannot exceed its ipg_clk, which is PERI1_CLK for CAN1/2/3. Hence, the Aux divider should always be set to 1 before using FlexCAN clocks.	4 MHz	40 MHz

Figure 13-1 shows the PXS30 clock generation.





Legend:
 Buffer
 Clock gate

Figure 13-1. PXS30 System Clock Generation




Figure 13-2. PXS30 System Clock Distribution Part A




Figure 13-3. PXS30 System Clock Distribution Part B




Figure 13-4. PXS30 System Clock Distribution Part C




Figure 13-5. PXS30 System Clock Distribution Part D

13.2 Clock selection

The PXS30 devices provide the following clock selectors that are programmable in the Clock Generation Module (CGM) or in Shadow flash, depending on the selector.

- System Clock Selector 0
- External Clock Selector
- Auxiliary Clock Selector 0
- Auxiliary Clock Selector 1
- Auxiliary Clock Selector 2
- Auxiliary Clock Selector 3
- Auxiliary Clock Selector 4

The design architecture provides slots for multiple clock inputs, but most input slots are not used. Thus, these unused clock selector inputs are not selectable. In the following descriptions, the input number reflects the decimal value programmed into the SELCTL bitfield of the respective clock selector control register.

13.2.1 System Clock Selector 0

The main part of the device is operated from the internal RC oscillator (IRCOSC) clock or from the progressive output clock of the FMPLL_0 called PHI_PCS.

The System Clock Selector 0 can be configured via software. The System Clock Selector 0 selects the clock source for the system clock (SYS_CLK and derivatives) among the before mentioned different clock signals.

The system clock selector also provides the DRAMC_CLK clock signal used by the protocol engine of the DRAMC to generate the DRAM interface clock to the external DRAM memory.

The following clock source assignments are used for the System Clock Selector on any PXS30 device. Note that not all inputs are used. See also [Figure 13-1](#).

- Input # 0: IRCOSC (fixed output); default selection after reset
- Input # 4: FMPLL_0 (progressive output called PHI_PCS)

Unused clock selector inputs are not selectable.

13.2.2 External Clock Selector

A clock output selector is provided that allows software to select among these clock sources:

- Input # 0: IRCOSC (fixed output); default selection after reset
- Input # 1: XOSC_CLK (fixed output)
- Input # 2: FMPLL_0 (non-progressive output called PHI)
- Input # 3: FMPLL_1 (non-progressive output called PHI)

13.2.3 Auxiliary Clock Selector 0

The Auxiliary Clock Selector 0 is fed by the IRCOSC clock from the internal RC-Oscillator, the non-progressive output of the FMPLL_0 called PHI, the non-progressive output of the FMPLL_1 called PHI, and the non-progressive output of the FMPLL_1 called $F_{VCO}/6$.

The Auxiliary Clock Selector 0 is configured via software and neither supports glitch free nor hardware initiated source switching. The Auxiliary Clock 0 divider must be disabled while software is configuring clock sources. This means that when they are re-enabled, they start from a known value and behave deterministically. The Auxiliary Clock Selector 0 selects the clock source for the clock divider called MOTC_Divider.

The following clock source assignments are used for the Auxiliary Clock Selector 0 on any PXS30 device. Note that not all inputs are used. See also [Figure 13-1](#).

- Input # 0: IRCOSC (fixed output); default selection after reset
- Input # 4: FMPLL_0 (non-progressive output called PHI)
- Input # 5: FMPLL_1 (non-progressive output called PHI)
- Input # 8: FMPLL_1 (non-progressive output called $F_{VCO}/6$)

Unused clock selector inputs are not selectable.

13.2.4 Auxiliary Clock Selector 1

The Auxiliary Clock Selector 1 is fed by the non-progressive output of the FMPLL_0 called PHI, the non-progressive output of the FMPLL_1 called PHI and the non-progressive output of the FMPLL_1 called $F_{VCO}/6$.

The Auxiliary Clock Selector 1 is configured via software and neither supports glitch free nor hardware initiated source switching. The Auxiliary Clock 1 divider must be disabled while software is configuring clock sources. This means that when they are re-enabled, they start from a known value and behave deterministically. The Auxiliary Clock Selector 1 selects the clock source for the clock divider called FR_Divider.

The following clock source assignments are used for the Auxiliary Clock Selector 0 on any PXS30 device. Note that not all inputs are used. See also [Figure 13-1](#).

- Input # 4: FMPLL_0 (non-progressive output called PHI); default selection after reset
- Input # 5: FMPLL_1 (non-progressive output called PHI)
- Input # 8: FMPLL_1 (non-progressive output called $F_{VCO}/6$)

Unused clock selector inputs are not selectable.

13.2.5 Auxiliary Clock Selector 2

The Auxiliary Clock Selector 2 is fed by the non-progressive output of the FMPLL_0 called PHI, the non-progressive output of the FMPLL_1 called PHI and the non-progressive output of the FMPLL_1 called $F_{VCO}/6$.

The Auxiliary Clock Selector 2 is configured via software and neither supports glitch free nor hardware initiated source switching. The Auxiliary Clock 2 divider must be disabled while software is configuring clock sources. This means that when they are re-enabled, they start from a known value and behave deterministically. The Auxiliary Clock Selector 2 selects the clock source for the clock divider called CANPE_Divider.

The following clock source assignments are used for the Auxiliary Clock Selector 2 on any PXS30 device. Note that not all inputs are used. See also [Figure 13-1](#).

- Input # 4: FMPLL_0 (non-progressive output called PHI); default selection after reset
- Input # 5: FMPLL_1 (non-progressive output called PHI)
- Input # 8: FMPLL_1 (non-progressive output called $F_{VCO}/6$)

Unused clock selector inputs are not selectable.

13.2.6 Auxiliary Clock Selector 3

The Auxiliary Clock Selector 3 is fed by the IRCOSC from the internal RC-Oscillator and the XOSC_CLK directly coming from the XOSC.

The Auxiliary Clock Selector 3 is configured via software and neither supports glitch free nor hardware initiated source switching. This selector should only be changed when PLL0 is powered down. The Auxiliary Clock Selector 3 selects the clock source for the FMPLL_0.

The default clock source for the Auxiliary Clock Selector 3 is the IRCOSC signal.

13.2.7 Auxiliary Clock Selector 4

The Auxiliary Clock Selector 4 is fed by the IRCOSC from the internal RC Oscillator and the XOSC_CLK directly coming from the XOSC.

The Auxiliary Clock Selector 4 is configured via software and neither supports glitch free nor hardware initiated source switching. This selector should only be changed when PLL1 is powered down. The Auxiliary Clock Selector 4 selects the clock source for the FMPLL_1.

The default clock source for the Auxiliary Clock Selector 4 is the IRCOSC signal.

13.3 System clock dividers

The PXS30 device provides two types of clock dividers for the system clocks. These are implemented in the NVUSRO[CR1:0] bits, which affect all system clocks; and in the Clock Generation Module, which allows division on the PERI0 and PERI1 system clocks.

[Table 13-2](#) shows the system clock divider settings that are supported by the PXS30 via the CR bitfield in the Non Volatile User Options register (NVUSRO). See [Section 8.2.4.5, Nonvolatile User Options Register \(NVUSRO\)](#), for more information.

Table 13-2. System clock frequency ratios supported via NVM user option bits

	Reset Phase Configuration		1:2 Mode (Default after Reset)		1:3 Mode		1:1 Mode		Remark
	00		11		10		01		
NVUSRO[CR1:0] (NVM option bits)	Divider	[MHz]	Divider	[MHz]	Divider	[MHz]	Divider	[MHz]	
System Clock Selector Input Clock	—	16	—	180	—	180	—	180	—
DRAMC_CLK	—	16	—	180	—	180	—	180	DRAMC available only in 1:2 and 1:1 mode
CORE0_CLK and CORE1_CLK (Core_CLK_Divider)	1	16	1	180	1	180	2	90	Divider selectable in NVM option bits only
SYS_CLK (SYS_CLK_Divider)	1	16	2	90	3	60	2	90	Divider selectable in NVM option bits only
FLASH_CLK (Flash_CLK_Divider)	1	16	2	45	2	30	2	45	Divider selectable in NVM option bits only
Peri0 Clock	1	16	1	90	1	60	1	90	Additional divider selectable in CGM_SC_DC0 register
Peri1 Clock	1	16	2	45	2	30	2	45	Additional divider selectable in CGM_SC_DC1 register

13.3.1 SYS_CLK, Core_CLK, and Flash_CLK divider

The SYS_CLK_Divider system clock divider allows generating a reduced clock frequency for both parts of the SoR (excluding the core complex subsystems) and the majority of the device not running on any of the other clock dividers. This divider determines whether the platform of the device operates in a 2:1, 1:1 or 3:1 clock ration between the two cores and the platform/rest of the device.

The Core_CLK_Divider, the SYS_CLK_Divider, and the Flash_CLK_Divider can only be configured via the corresponding NVM user option bits. These two bits allow divide ratios between these three clock dividers, as shown in [Table 13-2](#).

The SYS_CLK_Divider is enabled after reset and is set according to [Table 13-2](#) to enable the default mode of operation of 2:1 between the core and the platform frequency.

13.3.2 PERI0 divider

The PERI0_Divider system clock divider allows generating a reduced clock frequency for selected peripherals that can run on a lower frequency without performance degradation (e.g. being able to meet their required throughput numbers while running on a clock slower than the CPU clock). Refer to [Figure 13-2](#) and [Figure 13-3](#) for the selected peripherals that are operated with this clock.

The PERI0_Divider is enabled after reset and is set to $\div 1$.

13.3.3 PERI1 divider

The s PERI1_Divider system clock divider allows generating a reduced clock frequency for selected peripherals that can run on a lower frequency without performance degradation (e.g. being able to meet their required throughput numbers while running on a clock slower than the CPU clock). Refer to [Figure 13-2](#) and [Figure 13-3](#) for the selected peripherals that are operated with this clock.

The PERI1_Divider is enabled after reset and is set to $\div 1$.

13.3.4 External clock divider

The clock signal generated by this output can be used as a clock source for external peripherals like the sensor connected to the PDI interface. For the PDI sensor the clock does not need to be aligned to any other interface signals as the PDI interface has its own clock input signal. This clock output is not meant to be used as the external EBI interface clock. The EBI interface clock (separate pin) needs to be generated on the device as described in the EBI BG/IG.

One output clock divider provides a 50% duty cycle (nominal) clock output signal and allows the selected output clock source to be divided with these divide options:

- $\div 1, \div 2, \div 4, \div 8$

The External Clock Divider is enabled after reset and is set to no division.

13.3.5 Auxiliary clock dividers

Three auxiliary clock dividers are implemented to generate these clock signals:

- MOTC_CLK
- FR_CLK
- CANPE_CLK

All dividers support these divide options:

- $\div 1, \div 2, \div 3, \div 4, \div 5, \div 6, \div 7, \div 8, \div 9, \div 10, \div 11, \div 12, \div 13, \div 14, \div 15$

The auxiliary clock dividers are enabled after reset and are set to $\div 1$.

MOTC_CLK is the module clock for the motor control related peripherals. Its divider is controlled by the CGM_AC0_SC[SELCTL] bitfield.

FR_CLK is the protocol clock engine for the FlexRay module. Its divider is controlled by the CGM_AC1_SC[SELCTL] bitfield.

CANPE_CLK is the protocol engine clock for the FlexCAN modules. Its divider is controlled by the CGM_AC2_SC[SELCTL] bitfield.

NOTE

This requires that all FlexCAN modules use the same clock.

These dividers allow to run the FlexRay module with the target frequency of 80 MHz and the motor control related peripherals with a clock of 120 MHz originating from FMPLL_1. For motor control applications with reduced accuracy requirements but stricter power consumption requirements in RUN mode, the MOTC_CLK can be reduced to 80 MHz or even down to 60 MHz.

This allows to provide the DRAMC with a clock that has twice the frequency of the system clock. This clock is used by the DRAMC at the interface to the external DRAM memories.

13.4 Clock tree architecture functional safety

This section defines the requirements for the PXS30 clock tree architecture.

13.4.1 Clock monitoring

The monitoring input of CMU_0 is connected to the clock signal routed to the SoR Part 0 (behind the clock gate). Clock frequency failure or failure in propagating the clock signal along the clock tree part that is common for both parts of the SoR will be covered by CMU_0. A failure in the separated / replicated clock tree routed to each part of the SoR will be detected by one or more RCCU instantiations, depending on the failure propagation inside the SoR.

13.4.2 Clock domains and clock tree

The clock tree is independent between any two functional channels. Both instantiations of the SWT are clocked by the IRCOSC clock. No selection option is available. There must not be any dependencies between the clock input to the SWTs and the CGM, RGM, or ME modules.

The FCCU runs on the IRCOSC clock. There must not be any dependencies between the clock input to the FCCU and the CGM, RGM, or ME modules. The FCCU must always run on the IRCOSC. No selection option is available.

13.4.3 The RCCUs are clocked as shown in [Figure 13-4](#). **Safe Mode**

When entering the Safe mode, the PXS30 switches the System Clock Selector 0 to the IRCOSC originating from the IRCOSC. The Auxiliary Clock Selectors are not affected of any automatic switching taking place when the system changes mode. The Auxiliary Clock Selectors are always switched under software control.

Upon entering the Safe mode, peripherals can be clock gated and the output buffers of pads controlled by the SIUL can be switched off. Whether a peripheral is clock gated in Safe mode can be configured by software inside the CGM module. Whether the output driver of a pad controlled by the SIUL is switched off upon entering Safe mode can be configured by software inside the SIUL on a pad-by-pad level.

13.5 Alternate module clock domains

13.5.1 FlexCAN clock domains

The protocol clock domain of the FlexCAN module can either be operated on the CANPE_CLK from the Auxiliary Clock Selector 1 or on the XOSC_CLK directly from the oscillator (XOSC). The clock source options provided by the Auxiliary Clock Selector 1 are defined in [Figure 13-1](#) and [Section 13.2.4, Auxiliary Clock Selector 1](#).

The FlexCAN modules need to be able to operate up to a maximum bus speed of 1.0 MBit/s.

The FlexCAN module has two distinct software controlled clock domains. The first clock domain (Module Clock) is always supplied from the PERIO_CLK. This clock domain includes the Message Buffer logic. The source for the second clock domain (Protocol Clock) can either be the CANPE_CLK or the XOSC_CLK. The logic in the protocol clock domain controls the FlexCAN interface pins.

The CLK_SRC bit in the FlexCAN CTRL register selects between the CANPE_CLK clock and the XOSC_CLK as the clock source for the second domain. Selecting the oscillator as the clock source ensures low jitter on the FlexCAN bus. See [Section 27.3.4.2, Control Register \(CTRL\)](#).

System software can gate both clocks by writing to the MDIS bit in the FlexCAN MCR register. See [Section 27.3.4.1, Module Configuration Register \(MCR\)](#).

To switch the clock source, the FlexCAN MDIS should be set and thus a simple mux is used to select the clock instead of a glitch free clock switcher.

The clock frequency used for the FlexCAN Module Clock domain must always be equal or greater than the clock frequency used for the FlexCAN protocol clock domain. The EQUAL condition applies to the CANPE_CLK selected by CLK_SRC = 1. The GREATER_THAN condition applies to the XOSC_CLK selected by CLK_SRC = 0.

13.5.2 FlexRay clock domains

The protocol clock domain of the FlexRay module can either be operated on the FR_CLK from the Auxiliary Clock Selector 2 or on the XOSC_CLK directly from the oscillator (XOSC).

Independent of the protocol clock source the FlexRay module needs to be able to operate up to a maximum bus speed of 10 MBit/s.

The FlexRay block has two distinct clock domains. The first clock domain (Module Clock or CHI clock) is always derived from the SYS_CLK clock. The bus interface unit to the AHB and the IPS bus is located in this clock domain. The source for the second clock domain can either be the FR_CLK clock or the XOSC_CLK clock. The logic in the second clock domain controls the FlexRay interface pins (Protocol Clock or PE clock).

The CLKSEL bit in the FlexRay CTRL register selects between the FR_CLK clock and the XOSC_CLK clock as the clock source for the second domain.

The FR_CLK clock source is selected by the Auxiliary Clock Selector 1 and divided by its divider called FR_Divider. See [Section 13.2.4, Auxiliary Clock Selector 1](#), and [Section 13.3.5, Auxiliary clock dividers](#), for more details.

For a typical FlexRay system running at 10 MBit/s, the protocol clock domain must either be supplied by an 80 MHz FR_CLK or a 40 MHz (50% duty cycle) XOSC_CLK.

NOTE: PE Clock Source—Functional Safety

The goal is to use the second on-chip PLL (FMPLL_1) as the only clock source for the second clock domain (Protocol Clock) of the FlexRay module. As it is not known today (no reliable measurement results available) whether the existing FMPLL will be able to meet the FlexRay clock jitter requirements both clock options for the protocol clock are provided and the 40 MHz XOSC clock can be used as a backup clock source. However directly using a non filtered clock source (XOSC_CLK) as opposed to a filtered PLL clock for a peripheral being part of the safety function will negatively impact the functional safety integrity of the device and is therefore neither desired nor a long term solution.

13.5.3 SWT clock domains

The SWT module has two distinct clock domains. The first clock domain (Module Clock) is always supplied from the SYS_CLK. This clock domain includes the register interface. The source for the second clock domain (Protocol Clock, clock used for the timer) is always the IRCOSC generated by the IRCOSC. No selection option for any other clock source for the protocol clock domain is provided.

The SWT is part of the SoR and therefore duplicated. This is a duplicated, dual clock domain module. The clock domain synchronization between the two domains takes place in both instantiations of the SWT independently and therefore no cycle accurate lock step configuration is granted.

13.5.4 Cross Triggering Unit (CTU) clock domains

Each CTU module has two distinct clock domains. The first clock domain (Module Clock) is supplied from the SYS_CLK. This clock domain includes the Command Buffer logic. The source for the second clock domain (Protocol Clock) is the MOTC_CLK. The logic in the protocol clock domain controls the CTU interface pins to the eTimer modules and the ADC modules.

13.5.5 IPS bus clock sync bridge

For advanced motor control applications, each FlexPWM module needs to be able to create PWM pulses as short as 100 ns. Customers are asking to provide a positioning accuracy of the PWM pulse of 12 bits at 20 kHz motor control loop cycles. This translates into a resolution of 12 ns or a minimum FlexPWM clock of 84 MHz. The clock frequency for the Motor Control related peripherals is selectable independent of the device main SYS_CLK especially as not all applications require to run the whole device on an 84 MHz or higher clock. The FM broadcast radio band ranging from 86 MHz to 108 MHz should never be used by any module on the device to limit the radiation in that frequency range. The next integer multiple that can satisfy the Motor Control requirements and the FlexRay requirements is 120 MHz.

The sampling of the two ADC converters as well as the input capturing of the two eTimer modules need to be synchronous to the PWM output signals of the FlexPWM module. This synchronization and the required flexibility of the ADC conversions is provided by the Cross Triggering Unit (CTU).

The available IP of the ADC, the eTimer and the FlexPWM modules does not allow the modules to be run on two different clock domains like the Module Clock and the protocol clock in case of the FlexCAN module. Due to the project schedule and the available resources the existing IP will not be modified to allow a dual clock domain operation. In order to achieve the required PWM accuracy the whole FlexPWM module needs to run on a higher Module Clock. To prevent clock boundary crossing of the synchronization signals between the motor control related peripherals the following modules shall run from the same high frequency clock signal MOTC_CLK and will therefore be placed behind the IPS Bus Sync Bridge.

- All eTimer instantiations
- All FlexPWM instantiations
- All ADC instantiations

These peripherals run on the MOTC_CLK. In order to synchronize the BIU of these peripherals to the IPS bus that can run on an independent SYS_CLK frequency, an IPS Bus Clock Sync Bridge is integrated on all PXS30 devices, as shown in [Figure 13-2](#).

The IPS Bus Clock Sync Bridge synchronizes all bus traffic to and from these motor control related peripherals running on the MOTC_CLK clock derived from the second PLL and the IPS bus running on the SYS_CLK clock. For motor control applications, an access delay for every access to these peripherals of up to 4 additional SYS_CLK cycles plus 3 MOTC_CLK cycles introduced by this bridge is acceptable.

The DMA request and DMA acknowledge signals also need to be synchronized by this bridge.

The IPS Bus Clock Sync Bridge supports clock synchronization from the SYS_CLK domain to the MOTC_CLK domain. It also supports the case in which the SYS_CLK frequency is higher than the MOTC_CLK, and the case in which the MOTC_CLK is higher or equal to the SYS_CLK.

13.5.6 Peripherals behind the IPS Bus Clock Sync Bridge

13.5.6.1 FlexPWM clock domain

The FlexPWM modules have only one clock domain. Each FlexPWM module runs on the MOTC_CLK. Therefore it is placed behind the IPS Bus Clock Sync Bridge.

13.5.6.2 eTimer clock domain

The eTimer modules have only one clock domain. The eTimer modules run on the MOTC_CLK. Therefore they are placed behind the IPS Bus Clock Sync Bridge.

13.5.6.3 ADC clock domains

The ADC modules have only one clock domain. The ADC modules run on the MOTC_CLK. Therefore they are placed behind the IPS Bus Clock Sync Bridge.

13.6 Clock requirements in STOP and HALT mode

In this subsection, the term “resume” describes the transition from STOP or HALT mode back to a RUN mode.

PXS30 devices do not support the STANDBY mode. However, they support the STOP and the HALT mode. These two modes allow to transfer the device into a limited power saving mode with the configuration options defined in the CGM module. For all PXS30 devices, the following implementation constraints apply to guarantee that in all modes of operation, a resume from STOP or HALT mode is always possible without the need to reset the device.

- STOP and HALT mode:
 - SIUL clock is not gateable
 - FCCU clock is not gateable
 - SIUL filter for external interrupt capable pins is always clocked with IRCOSC
 - Resume via interrupt that can be generated by any peripheral that clock is not gated
 - Resume via $\overline{\text{NMI}}$ pin is always possible if once enabled after reset (no software configuration that could block resume afterwards)
- STOP mode:
 - IRCOSC cannot be switched off
 - The System Clock Selector 0 is switched to the IRCOSC and therefore the SYS_CLK is fed by the IRCOSC signal
 - Resume via external interrupt pin is always possible (if not masked)
- HALT mode:
 - IRCOSC should not be switched off by software
 - The output of the System Clock Selector 0 can only be switched to a running clock input
 - Resume via external interrupt pin is always possible (if not masked)




Figure 13-6. Clocks in HALT and STOP mode

13.7 Detailed module descriptions

Additional details on the clock-related modules on this device are provided in the following chapters:

- [Chapter 14, Clock Generation Module \(MC_CGM\)](#)

- Chapter 30, Frequency-Modulated Phase-Locked Loop (FMPLL)
- Chapter 40, Oscillators

Chapter 14

Clock Generation Module (MC_CGM)

14.1 Introduction

This chapter describes the Clock Generation Module (MC_CGM) which includes the functions, pin descriptions, and registers of the MC_CGM module.

14.1.1 Overview

The clock generation module (MC_CGM) generates reference clocks for all the on-chip modules. The MC_CGM selects one of the system clock sources to supply the system clock. The MC_ME controls the system clock selection (see [Chapter 35, Mode Entry Module \(MC_ME\)](#), for more details). A set of MC_CGM registers controls the clock dividers that are used for divided system and peripheral clock generation. The memory spaces of system and peripheral clock sources that have addressable memory spaces are accessed through the MC_CGM memory space. The MC_CGM also selects and generates an output clock.

Figure 14-1 shows the MC_CGM block diagram.




Figure 14-1. MC_CGM block diagram

14.1.2 Features

The MC_CGM includes the following features:

- Generates system and peripheral clocks
- Selects and enables/disables the system clock supply from system clock sources according to MC_ME control
- Contains a set of registers to control clock dividers for divided clock generation
- Supports multiple clock sources and maps their address spaces to its memory map
- Generates an output clock
- Guarantees glitch-less clock transitions when changing the system clock selection
- Supports 8-, 16-, and 32-bit wide read/write accesses

14.2 External Signal Description

The MC_CGM delivers an output clock to the MC_CGL_CLK_OUT pin for off-chip use and/or observation.

14.3 Memory map and register definition

Table 14-1. MC_CGM register description

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FE_0370	CGM_OC_EN	Output Clock Enable	word	read	read/write	read/write	on page 14-8
0xC3FE_0374	CGM_OCDS_SC	Output Clock Division Select	byte	read	read/write	read/write	on page 14-9
0xC3FE_0378	CGM_SC_SS	System Clock Select Status	byte	read	read	read	on page 14-9
0xC3FE_037C	CGM_SC_DC0	System Clock Divider Configuration 0	byte	read	read/write	read/write	on page 14-10
0xC3FE_037D	CGM_SC_DC1	System Clock Divider Configuration 1	byte	read	read/write	read/write	on page 14-11
0xC3FE_0380	CGM_AC0_SC	Aux Clock 0 Select Control	word	read	read/write	read/write	on page 14-11
0xC3FE_0384	CGM_AC0_DC0	Aux Clock 0 Divider Configuration 0	byte	read	read/write	read/write	on page 14-12
0xC3FE_0388	CGM_AC1_SC	Aux Clock 1 Select Control	word	read	read/write	read/write	on page 14-13
0xC3FE_038C	CGM_AC1_DC0	Aux Clock 1 Divider Configuration 0	byte	read	read/write	read/write	on page 14-14

Table 14-1. MC_CGM register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FE_0390	CGM_AC2_SC	Aux Clock 2 Select Control	word	read	read/write	read/write	on page 14-14
0xC3FE_0394	CGM_AC2_DC0	Aux Clock 2 Divider Configuration 0	byte	read	read/write	read/write	on page 14-15
0xC3FE_0398	CGM_AC3_SC	Aux Clock 3 Select Control	word	read	read/write	read/write	on page 14-15
0xC3FE_03A0	CGM_AC4_SC	Aux Clock 4 Select Control	word	read	read/write	read/write	on page 14-16

NOTE

Any access to unused registers as well as write accesses to read-only registers will:

- Not change register content
- Cause a transfer error

Table 14-2. MC_CGM memory map

Address	Name	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FE_0000 ... 0xC3FE_001C		XOSC registers See Chapter 40, Oscillators															
0xC3FE_0020 ... 0xC3FE_003C		reserved															
0xC3FE_0040 ... 0xC3FE_005C		reserved															
0xC3FE_0060 ... 0xC3FE_007C		IRCOSC registers See Chapter 40, Oscillators															

Table 14-2. MC_CGM memory map (continued)

Address	Name	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FE_0080 ... 0xC3FE_009C		reserved															
0xC3FE_00A0 ... 0xC3FE_00BC		PLL0 registers See Chapter 30, Frequency-Modulated Phase-Locked Loop (FMPLL) .															
0xC3FE_00C0 ... 0xC3FE_00DC		PLL1 registers See Chapter 30, Frequency-Modulated Phase-Locked Loop (FMPLL) .															
0xC3FE_00E0 ... 0xC3FE_00FC		reserved															
0xC3FE_0100 ... 0xC3FE_011C		CMU0 registers See Chapter 15, Clock Monitor Unit (CMU) .															
0xC3FE_0120 ... 0xC3FE_013C		CMU1 registers See Chapter 15, Clock Monitor Unit (CMU) .															
0xC3FE_0140 ... 0xC3FE_015C		CMU2 registers See Chapter 15, Clock Monitor Unit (CMU) .															
0xC3FE_0160 ... 0xC3FE_017C		reserved															
0xC3FE_0180 ... 0xC3FE_019C		reserved															

Table 14-2. MC_CGM memory map (continued)

Address	Name	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FE_01A0 ... 0xC3FE_01BC		reserved															
0xC3FE_01C0 ... 0xC3FE_01DC		reserved															
0xC3FE_01E0 ... 0xC3FE_01FC		reserved															
0xC3FE_0200 ... 0xC3FE_021C		reserved															
0xC3FE_0220 ... 0xC3FE_023C		reserved															
0xC3FE_0240 ... 0xC3FE_025C		reserved															
0xC3FE_0260 ... 0xC3FD_C27C		reserved															
0xC3FE_0280 ... 0xC3FE_029C		reserved															
0xC3FE_02A0 ... 0xC3FE_02BC		reserved															

Table 14-2. MC_CGM memory map (continued)

Address	Name	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FE_02C0 ... 0xC3FE_02DC	reserved																	
0xC3FE_02E0 ... 0xC3FE_02FC	reserved																	
0xC3FE_0300 ... 0xC3FE_031C	reserved																	
0xC3FE_0320 ... 0xC3FE_033C	reserved																	
0xC3FE_0340 ... 0xC3FE_035C	reserved																	
0xC3FE_0360 ... 0xC3FE_036C	reserved																	
0xC3FE_0370	CGM_OC_EN	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EN
		W																
0xC3FE_0374	CGM_OCDS_SC	R	0	0	SELDIV				SELCTL			0	0	0	0	0	0	0
		W																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																

Table 14-2. MC_CGM memory map (continued)

Address	Name		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
			16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FE_0378	CGM_SC_SS	R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0	0
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_037C	CGM_SC_DC0 / CGM_SC_DC1	R	DE0	0	0	0	DIV0				DE1	0	0	0	DIV1				
		W	DE0								DE1								
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_0380	CGM_AC0_SC	R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0	0
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_0384	CGM_AC0_DC0	R	DE0	0	0	0	DIV0				0	0	0	0	0	0	0	0	0
		W	DE0																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_0388	CGM_AC1_SC	R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0	0
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_038C	CGM_AC1_DC0	R	DE0	0	0	0	DIV0				0	0	0	0	0	0	0	0	0
		W	DE0																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_0390	CGM_AC2_SC	R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0	0
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FE_0394	CGM_AC2_DC0	R	DE0	0	0	0	DIV0				0	0	0	0	0	0	0	0	0
		W	DE0																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	

Table 14-2. MC_CGM memory map (continued)

Address	Name	0		1		2		3		4		5		6		7		8		9		10		11		12		13		14		15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
0xC3FE_0398	CGM_AC3_SC	R	0	0	0	0	SELCTL						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																															
0xC3FE_039C	reserved																																
0xC3FE_03A0	CGM_AC4_SC	R	0	0	0	0	SELCTL						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																															
0xC3FE_03A4 ... 0xC3FE_3FFC	reserved																																

14.3.1 Register descriptions

All registers can be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the CGM_OC_EN register may be accessed as a word at address 0xC3FE_0370, as a half-word at address 0xC3FE_0372, or as a byte at address 0xC3FE_0373.

14.3.1.1 Output Clock Enable Register (CGM_OC_EN)

The Output Clock Enable Register (CGM_OC_EN) enables and disables the output clock.

Address 0xC3FE_0370 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-2. Output Clock Enable Register (CGM_OC_EN)

Table 14-3. CGM_OC_EN field descriptions

Field	Description
EN	Output Clock Enable control 0 Output Clock is disabled. 1 Output Clock is enabled.

14.3.1.2 Output Clock Division Select Register (CGM_OCDS_SC)

The Output Clock Division Select Register (CGM_OCDS_SC) selects the current output clock source and by which factor it is divided before being delivered at the output clock.




Figure 14-3. Output Clock Division Select Register (CGM_OCDS_SC)

Table 14-4. CGM_OCDS_SC field descriptions

Field	Description
SELDIV	Output Clock Division Select 00 Output selected Output Clock without division. 01 Output selected Output Clock divided by 2. 10 Output selected Output Clock divided by 4. 11 Output selected Output Clock divided by 8.
SELCTL	Output Clock Source Selection Control — This value selects the current source for the output clock. 0000 16 MHz int. RC osc. 0001 4-40 MHz crystal osc. 0010 system PLL. 0011 secondary (80 MHz) PLL. 0100 reserved 0101 reserved 0110 reserved 0111 reserved 1000 reserved 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.3.1.3 System Clock Select Status Register (CGM_SC_SS)

The System Clock Select Status Register (CGM_SC_SS) provides the current system clock source selection.

Address 0xC3FE_0378

Access: User read, Supervisor read, Test read




Figure 14-4. System Clock Select Status Register (CGM_SC_SS)

Table 14-5. CGM_SC_SS field descriptions

Field	Description
SELSTAT	System Clock Source Selection Status — This value indicates the current source for the system clock. 0000 16 MHz int. RC osc. 0001 reserved 0010 reserved 0011 reserved 0100 system PLL 0101 reserved 0110 reserved 0111 reserved 1000 reserved 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 system clock is disabled

14.3.1.4 System Clock Divider Configuration Register 0 (CGM_SC_DC0)

The System Clock Divider Configuration Register 0 (CGM_SC_DC0) controls the system clock divider 0.

Address 0xC3FE_037C

Access: User read, Supervisor read/write, Test read/write




Figure 14-5. System Clock Divider Configuration Registers 0 (CGM_SC_DC0)

Table 14-6. CGM_SC_DC0 field descriptions

Field	Description
DE0	Divider 0 Enable 0 Disable system clock divider 0. 1 Enable system clock divider 0.
DIV0	Divider 0 Division Value — The resultant peripheral set 0 clock has a period DIV0 + 1 times that of the system clock. If the DE0 is set to '0' (Divider 0 is disabled), any write access to the DIV0 field is ignored and the peripheral I/O clock remains disabled.

14.3.1.5 System Clock Divider Configuration Register 1 (CGM_SC_DC1)

The System Clock Divider Configuration Register 1 (CGM_SC_DC1) controls the system clock divider 1.




Figure 14-6. System Clock Divider Configuration Registers 1 (CGM_SC_DC1)

Table 14-7. CGM_SC_DC1 field descriptions

Field	Description
DE1	Divider 1 Enable 0 Disable system clock divider 1. 1 Enable system clock divider 1.
DIV1	Divider 1 Division Value — The resultant peripheral set 1 clock has a period DIV1+ 1 times that of the system clock. If the DE1 is set to '0' (Divider 1 is disabled), any write access to the DIV1 field is ignored and the peripheral I/O clock remains disabled.

14.3.1.6 Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)

The Auxiliary Clock 0 Select Control Register (CGM_AC0_SC) selects the current clock source for the following clocks:

- Undivided: (unused)
- Divided by auxiliary clock 0 divider 0: motor control clock

See [Figure 14-16](#) for details.

Address 0xC3FE_0380 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-7. Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)

Table 14-8. CGM_AC0_SC field descriptions

Field	Description
SELCTL	Auxiliary Clock 0 Source Selection Control — This value selects the current source for auxiliary clock 0. 0000 16 MHz int. RC osc. 0001 reserved 0010 reserved 0011 reserved 0100 system PLL 0101 secondary (120 MHz) PLL 0110 reserved 0111 reserved 1000 secondary (80 MHz) PLL 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.3.1.7 Auxiliary Clock 0 Divider Configuration Register (CGM_AC0_DC0)

The Auxiliary Clock 0 Divider Configuration Register (CGM_AC0_DC0) controls the auxiliary clock 0 divider.

Address 0xC3FE_0384 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R	DE0	0	0	0	DIV0			
W								
Reset	1	0	0	0	0	0	0	0

Figure 14-8. Auxiliary Clock 0 Divider Configuration Register (CGM_AC0_DC0)

Table 14-9. CGM_AC0_DC0 field descriptions

Field	Description
DE0	Divider 0 Enable 0 Disable auxiliary clock 0 divider 0. 1 Enable auxiliary clock 0 divider 0.
DIV0	Divider 0 Division Value — The resultant motor control clock has a period DIV0 + 1 times that of auxiliary clock 0. If the DE0 is set to 0 (Divider 0 is disabled), any write access to the DIV0 field is ignored and the motor control clock remains disabled.

14.3.1.8 Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)

The Auxiliary Clock 1 Select Control Register (CGM_AC1_SC) selects the current clock source for the following clocks:

- Undivided: (unused)
- Divided by auxiliary clock 1 divider 0: FlexRay clock

Address 0xC3FE_0388 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-9. Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)

Table 14-10. CGM_AC1_SC field descriptions

Field	Description
SELCTL	Auxiliary Clock 1 Source Selection Control — This value selects the current source for auxiliary clock 1. 0000 reserved 0001 reserved 0010 reserved 0011 reserved 0100 system PLL 0101 secondary (120 MHz) PLL 0110 reserved 0111 reserved 1000 secondary (80 MHz) PLL 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.3.1.9 Auxiliary Clock 1 Divider Configuration Register (CGM_AC1_DC0)

The Auxiliary Clock 1 Divider Configuration Register (CGM_AC1_DC0) controls the auxiliary clock 1 divider.




Figure 14-10. Auxiliary Clock 1 Divider Configuration Register (CGM_AC1_DC0)

Table 14-11. CGM_AC1_DC0 field descriptions

Field	Description
DE0	Divider 0 Enable 0 Disable auxiliary clock 1 divider 0. 1 Enable auxiliary clock 1 divider 0.
DIV0	Divider 0 Division Value — The resultant FlexRay clock has a period DIV0 + 1 times that of auxiliary clock 1. If the DE0 is set to 0 (Divider 0 is disabled), any write access to the DIV0 field is ignored and the FlexRay clock remains disabled.

14.3.1.10 Auxiliary Clock 2 Select Control Register (CGM_AC2_SC)

The Auxiliary Clock 2 Select Control Register (CGM_AC2_SC) selects the current clock source for the following clocks:

- Undivided: (unused)
- Divided by auxiliary clock 2 divider 0: FlexCAN clock

See [Figure 14-18](#) for details.




Figure 14-11. Auxiliary Clock 2 Select Control Register (CGM_AC2_SC)

Table 14-12. CGM_AC2_SC field descriptions

Field	Description
SELCTL	Auxiliary Clock 2 Source Selection Control — This value selects the current source for auxiliary clock 2. 0000 reserved 0001 reserved 0010 reserved 0011 reserved 0100 system PLL 0101 secondary (120 MHz) PLL 0110 reserved 0111 reserved 1000 secondary (80 MHz) PLL 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.3.1.11 Auxiliary Clock 2 Divider Configuration Register (CGM_AC2_DC0)

The Auxiliary Clock 2 Divider Configuration Register (CGM_AC2_DC0) controls the auxiliary clock 2 divider 0.




Figure 14-12. Auxiliary Clock 2 Divider Configuration Register (CGM_AC2_DC0)

Table 14-13. CGM_AC2_DC0 field descriptions

Field	Description
DE0	Divider 0 Enable 0 Disable auxiliary clock 2 divider 0. 1 Enable auxiliary clock 2 divider 0.
DIV0	Divider 0 Division Value — The resultant FlexCAN clock has a period DIV0 + 1 times that of auxiliary clock 2. If the DE0 is set to 0 (Divider 0 is disabled), any write access to the DIV0 field is ignored and the FlexCAN clock remains disabled.

14.3.1.12 Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)

The Auxiliary Clock 3 Select Control Register (CGM_AC3_SC) selects the current clock source for the PLL0 reference clock.

See [Figure 14-19](#) for details.

Address 0xC3FE_0398 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-13. Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)

Table 14-14. CGM_AC3_SC field descriptions

Field	Description
SELCTL	Auxiliary Clock 3 Source Selection Control — This value selects the current source for auxiliary clock 3. 0000 16 MHz int. RC osc. 0001 4-40 MHz crystal osc. 0010 reserved 0011 reserved 0100 reserved 0101 reserved 0110 reserved 0111 reserved 1000 reserved 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.3.1.13 Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)

The Auxiliary Clock 4 Select Control Register (CGM_AC4_SC) selects the current clock source for the PLL1 reference clock.

See [Figure 14-20](#) for details.

Address 0xC3FE_03A0 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-14. Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)

Table 14-15. CGM_AC4_SC field descriptions

Field	Description
SELCTL	Auxiliary Clock 4 Source Selection Control — This value selects the current source for auxiliary clock 4. 0000 16 MHz int. RC osc. 0001 4-40 MHz crystal osc. 0010 reserved 0011 reserved 0100 reserved 0101 reserved 0110 reserved 0111 reserved 1000 reserved 1001 reserved 1010 reserved 1011 reserved 1100 reserved 1101 reserved 1110 reserved 1111 reserved

14.4 Functional description

14.4.1 System clock generation

Figure 14-15 shows the block diagram of the system clock generation logic. The MC_ME provides the system clock select and switch mask (see [Chapter 35, Mode Entry Module \(MC_ME\)](#), for more details), and the MC_RGM provides the safe clock request (see [Chapter 46, Reset Generation Module \(MC_RGM\)](#), for more details). The safe clock request forces the selector to select the 16 MHz int. RC osc. as the system clock and to ignore the system clock select.




Figure 14-15. MC_CGM system clock generation overview

14.4.1.1 System clock source selection

During normal operation, the system clock selection is controlled

- On a SAFE mode or reset event, by the MC_RGM
- Otherwise, by the MC_ME

14.4.1.2 System clock disable

During the TEST mode, the system clock can be disabled by the MC_ME.

14.4.1.3 System clock dividers

The MC_CGM generates the following derived clock from the system clock:

- peripheral set 0 clock — controlled by the CGM_SC_DC0 register
- peripheral set 1 clock — controlled by the CGM_SC_DC1 register

14.4.1.4 Auxiliary clock generation

Figure 14-15 shows the block diagram of the auxiliary clock generation logic. See Section 14.3.1.6, Auxiliary Clock 0 Select Control Register (CGM_AC0_SC), Section 14.3.1.8, Auxiliary Clock 1 Select Control Register (CGM_AC1_SC), Section 14.3.1.10, Auxiliary Clock 2 Select Control Register

(CGM_AC2_SC), Section 14.3.1.12, Auxiliary Clock 3 Select Control Register (CGM_AC3_SC), and Section 14.3.1.13, Auxiliary Clock 4 Select Control Register (CGM_AC4_SC), for auxiliary clock selection control.




Figure 14-16. MC_CGM auxiliary clock 0 generation overview




Figure 14-17. MC_CGM auxiliary clock 1 generation overview




Figure 14-18. MC_CGM auxiliary clock 2 generation overview




Figure 14-19. MC_CGM Auxiliary Clock 3 Generation Overview




Figure 14-20. MC_CGM auxiliary clock 4 generation overview

14.4.1.5 Auxiliary clock dividers

The MC_CGM generates the following derived clocks:

- motor control clock—controlled by the CGM_AC0_DC0 register
- FlexRay clock—controlled by the CGM_AC1_DC0 register
- FlexCAN clock—controlled by the CGM_AC2_DC0 register

14.4.2 Dividers functional description

Dividers are used for the generation of divided system and peripheral clocks. The MC_CGM has the following control registers for built-in dividers:

- [Section 14.3.1.4, System Clock Divider Configuration Register 0 \(CGM_SC_DC0\)](#)
- [Section 14.3.1.5, System Clock Divider Configuration Register 1 \(CGM_SC_DC1\)](#)
- [Section 14.3.1.7, Auxiliary Clock 0 Divider Configuration Register \(CGM_AC0_DC0\)](#)
- [Section 14.3.1.9, Auxiliary Clock 1 Divider Configuration Register \(CGM_AC1_DC0\)](#)
- [Section 14.3.1.11, Auxiliary Clock 2 Divider Configuration Register \(CGM_AC2_DC0\)](#)

The reset value of all counters is ‘1’. If a divider has its DE bit in the respective configuration register set to ‘0’ (the divider is disabled), any value in its DIV n field is ignored.

14.4.3 Output clock multiplexing

The MC_CGM contains a multiplexing function for a number of clock sources, which can then be used as output clock sources. The selection is done via the CGM_OCDS_SC register.

14.4.4 Output clock division selection




Figure 14-21. MC_CGM output clock multiplexer and MC_CGL_CLK_OUT generation

The MC_CGM provides the following output signals for the output clock generation:

- MC_CGL_CLK_OUT (see [Figure 14-21](#)). This signal is generated by using one of the 3-stage ripple counter outputs or the selected signal without division. The non-divided signal is not guaranteed to be 50% duty cycle by the MC_CGM.

The MC_CGM also has an output clock enable register (see [Section 14.3.1.1, Output Clock Enable Register \(CGM_OC_EN\)](#)) that contains the output clock enable/disable control bit.

Chapter 15

Clock Monitor Unit (CMU)

15.1 Overview

The Clock Monitor Unit (CMU) serves three purposes:

- Crystal clock monitoring: monitor the external crystal oscillator clock, which must be greater than the internal RC clock divided by a division factor given by CMU_CSR[RCDIV]
- PLL clock monitoring: detect if PLL leaves an upper or lower frequency boundary
- Frequency meter: measure the frequency of IRCOSC versus a known reference clock XOSC

The CMU forwards errors from the above events to the MC_CGM, MC_ME, and FCCU modules. These can then switch the MCU into a safe mode, generate a reset, or generate an interrupt.

The PXS30 device has three CMUs. All three CMUs use the 16 MHz IRCOSC clock as the reference.

Table 15-1 lists the three module names and the clocks that they monitor.

Table 15-1. CMU module summary

Module	Monitored clocks
CMU_0	<ul style="list-style-type: none"> • System clock • XOSC
CMU_1	Motor control clock
CMU_2	FlexRay clock

15.2 Main features

- RC oscillator frequency measurement
- External oscillator clock monitoring with respect to $\text{IRCOSC} \div n$ clock
- PLL clock frequency monitoring with respect to $\text{IRCOSC} \div 4$ clock
- Event generation for various failures detected inside monitoring unit

15.3 Functional description

The names of the clocks involved in this block have the following meaning:

- CK_XOSC: clock coming from the external crystal oscillator
- IRCOSC: clock coming from the low frequency internal RC oscillator
- CK_PLL: clock coming from the PLL
- FOSC: frequency of external crystal oscillator clock
- FRC: frequency of low frequency internal RC oscillator
- FPLL: frequency of FMPLL clock

15.3.1 Crystal clock monitor

If FOOSC is smaller than FRC divided by 2^{RCDIV} bits of CMU_0_CSR and the CK_XOSC is 'ON' and stable as signaled by the MC_ME, then:

- CMU_ISR[OLRI] is set.
- A failure event OLR is signaled to the MC_RGM and FCCU, which in turn can generate an interrupt

15.3.1.1 PLL clock monitor

The PLL clock CK_PLL frequency can be monitored by setting the CMU_CSR[CME] bit to 1. CK_PLL monitor starts as soon as CME bit is set. This monitor can be disabled at any time by writing CME bit to 0.

If CK_PLL frequency (FPLL) is greater than a reference value determined by the HFREF[11:0] bits of CMU_HFREFR_A and the CK_PLL is 'ON' and the PLL locked as signaled by the MC_ME then

- An event pending bit FHHI in CMU_CH_30FMPLLISR is set
- A failure event is signaled to the MC_RGM and Fault Collection Unit, which in turn can generate an interrupt

If FPLL is less than a reference clock frequency (FRC/4) and the CK_PLL is 'ON' and the PLL locked as signaled by the MC_ME, then:

- An event pending bit FLCI in CMU_ISR is set

If FPLL is less than a reference value determined by the LFREF[11:0] bits of CMU_LFREFR_A and the CK_PLL is 'ON' and the PLL locked as signaled by the MC_ME, then:

- An event pending bit FLLI in CMU_ISR is set
- A failure event is signaled to the MC_RGM and Fault Collection Unit, which in turn can generate an interrupt

NOTE

OSC and PLL monitor may produce false events when OSC/PLL frequency is too close to $\text{RC}/2^{\text{RCDIV}}$ frequency due to the limitation on to compare two clocks accurately.

15.3.1.2 Frequency meter

The frequency meter calibrates the internal RC oscillator (CK_IRC) using a known frequency.

NOTE

This value can then be stored in the flash memory so that application software can reuse it later on.

The reference clock is always the XOSC. A simple frequency meter returns a draft value of IRCOSC. The measure starts when CMU_CSR[SFM] is set. The CMU_CSR register is writable only when register protection to the register is disabled. Hence, the user should take register protection into account if frequency meter needs to be used.

The measurement duration is given by the CMU_MDR register in terms of IRCOSC clock cycles with a width of 20 bits. The SFM bit is cleared by the hardware after the frequency measurement is done and the count is loaded in the CMU_FDR. The frequency FRC can be derived from the value loaded in the CMU_FDR register as follows:

$$\text{FRC} = (\text{FOSC} \times \text{MD}) / n \quad \text{Eqn. 15-1}$$

where n is the value in CMU_FDR register and MD is the value in CMU_MDR.

15.4 Memory map and register description

The CMU registers are mapped through the MC_CGM (see the memory map in [Chapter 14, Clock Generation Module \(MC_CGM\)](#)). The base address for each CMU is shown in [Table 15-2](#).

Table 15-2. CMU base addresses

Module	Base address
CMU_0	0xC3FE_0100
CMU_1	0xC3FE_0120
CMU_2	0xC3FE_0140

The memory map of each CMU is shown in [Table 15-3](#).

Table 15-3. CMU memory map

Offset from CMU_BASE	Register	Access ¹	Reset Value ²	Location
0x00	Control status register (CMU_CSR)	R/W	0x0000_0006	on page 15-4
0x04	Frequency display register (CMU_FDR)	R	0x0000_0000	on page 15-5
0x08	High-frequency reference register A (CMU_HFREFR_A)	R/W	0x0000_0FFF	on page 15-5
0x0C	Low-frequency reference register A (CMU_LFREFR_A)	R/W	0x0000_0000	on page 15-6
0x10	Interrupt status register (CMU_ISR)	R/W	0x0000_0000	on page 15-7
0x14	Reserved			
0x18	Measurement duration register (CMU_MDR)	R/W	0x0000_0000	on page 15-8
0x1C–0x1F	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

15.4.1 Control status register (CMU_CSR)

Address: Base + 0x00

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	SFM	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	CKSEL1		0	0	0	0	0	RCDIV	CME_A	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 15-1. Control status register (CMU_CSR)

Table 15-4. CMU_CSR field descriptions

Field	Description
SFM	Start frequency measure Set this bit to start a clock frequency measure. The bit is cleared by hardware when the measure is ready in the CMU_FDR register. Software cannot clear this bit. 0 Frequency measurement is completed or not yet started. 1 Frequency measurement is not completed.
CKSEL1	Clock selection This field selects the clock to be measured by the frequency meter. 00 IRCOSC is selected. 01 Reserved. 10 Reserved. 11 IRCOSC is selected.
RCDIV	RC clock division factor These bits specify the RC clock division factor. The output clock is IRCOSCfast divided by the factor 2^{RCDIV} . This output clock is compared with CK_XOSC for crystal clock monitor feature. The clock division coding is as follows. 00 Clock divided by 1 (No division). 01 Clock divided by 2. 10 Clock divided by 4. 11 Clock divided by 8.
CME_A	Clock monitor enable 0 Monitor is disabled. 1 Monitor is enabled.

NOTE

The CMU_CSR register is functional only on CMU_0.

15.4.2 Frequency display register (CMU_FDR)

Address: Base + 0x04 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	FD[19:16]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FD[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-2. Frequency display Register (CMU_FDR)

Table 15-5. CMU_FDR field descriptions

Field	Description
FD	<p>Measured frequency bits</p> <p>This register displays the measured frequency f_{RC} with respect to f_{OSC}. The measured value is given by the following formula:</p> $f_{RC} = (f_{OSC} \times MD) / n$ <p>where n is the value in the CMU_FDR register.</p>

NOTE

The CMU_FDR register is functional only on CMU_0.

15.4.3 High-frequency reference register A (CMU_HFREFR_A)

Address: Base + 0x08 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	HFREF_A											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Figure 15-3. High-frequency reference register A (CMU_HFREFR_A)

Table 15-6. CMU_HFREFR_A field descriptions

Field	Description
HFREF_A	High-frequency reference value These bits determine the high reference value for the PLL clock. The reference value is given by: $(\text{HFREF_A}/16) \times (f_{\text{RC}}/4)$.

NOTE

The CMU_HFREFR_A register is functional only on CMU_0.

15.4.4 Low-frequency reference register A (CMU_LFREFR_A)

Address: Base + 0x0C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	LFREF_A											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-4. Low-frequency reference register A (CMU_LFREFR_A)

Table 15-7. CMU_LFREFR_A field descriptions

Field	Description
LFREF_A	Low-frequency reference value These bits determine the low reference value for the PLL clock. The reference value is given by: $(\text{LFREF_A}/16) \times (f_{\text{RC}}/4)$.

NOTE

The CMU_LFREFR_A register is functional only on CMU_0.

15.4.5 Interrupt status register (CMU_ISR)

Address: Base + 0x10

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	FLCI_A	FHHI_A	FLLI_A	OLRI
W													w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-5. Interrupt status register (CMU_ISR)

Table 15-8. CMU_ISR field descriptions

Field	Description
FLCI_A	<p>PLL clock frequency less than reference clock interrupt</p> <p>This bit is set by hardware when both of the following are true:</p> <ul style="list-style-type: none"> The PLL frequency becomes lower than reference clock frequency (FRC/4) value CK_FMPLL is 'ON' and the PLL locked as signaled by the MC_ME. <p>It can be cleared by software by writing 1.</p> <p>0 No FLC event. 1 FLC event is pending.</p>
FHHI_A	<p>FMPLL_0 Clock frequency higher than high reference interrupt</p> <p>This bit is set by hardware when both of the following are true:</p> <ul style="list-style-type: none"> The PLL frequency becomes higher than HFREF_A value CK_FMPLL is 'ON' and the PLL locked as signaled by the MC_ME. <p>It can be cleared by software by writing 1.</p> <p>0 No FHH event. 1 FHH event is pending.</p>
FLLI_A	<p>FMPLL_0 Clock frequency less than low reference event</p> <p>This bit is set by hardware when both of the following are true:</p> <ul style="list-style-type: none"> The PLL frequency becomes lower than LFREF_A value CK_FMPLL is 'ON' and the PLL locked as signaled by the MC_ME. <p>It can be cleared by software by writing 1.</p> <p>0 No FLL event. 1 FLL event is pending.</p>
OLRI	<p>Oscillator frequency less than RC frequency event</p> <p>This bit is set by hardware when both of the following are true:</p> <ul style="list-style-type: none"> The frequency of CK_XOSC is less than IRCOSCFast/2^{RCDIV} frequency CK_XOSC is 'ON' and stable as signaled by the MC_ME. <p>It can be cleared by software by writing 1.</p> <p>0 No OLR event. 1 OLR event is pending.</p>

NOTE

The CMU_ISR register is functional on all CMU instantiations.

15.4.6 Measurement duration register (CMU_MDR)




Figure 15-6. Measurement duration register (CMU_MDR)

Table 15-9. CMU_MDR field descriptions

Field	Description
MD	Measurement duration bits This register displays the measured duration in term of IRCOSC clock cycles. This value is loaded in the frequency meter down-counter. When CMU_CSR[SFM] = 1, the down-counter starts counting.

NOTE

The CMU_MDR register is functional only on CMU_0.

15.5 CMU integration

All three CMUs use the IRCOSC as their reference clock input.


CMU_0 monitors the SoR_Part_0_CLK clock signal, which is used as the clock signal for the Sphere of Replication Part 0. The clock source selected by the system clock selector can change due to software- or hardware-initiated mode changes. In case of a software initiated clock source change or a change of the source clock frequency, software must adjust the CMU_0 frequency surveillance range as required for proper function.

CMU_1 monitors the MOTC_CLK clock signal, which is used as the clock signal for the Motor Control related peripherals.

CMU_2 monitors the FR_CLK clock signal, which is used as the clock signal for the protocol engine of the FlexRay module.

The frequency above limit (FHH) event and the frequency below limit (FLL) event of each CMU are logically combined to generate a signal that tells whether the frequency of the supervised signal is within

or outside the limits before feeding the result into CGM, RGM, or ME modules and the FCCU shown in Figure 15-7.



NOTE:
The exact logical combination depends upon polarities of the CMU event signals and the expected polarity of the input signals to the CMU.

Figure 15-7. CMU integration

During the device reset phase, all CMUs are disabled, with the exception of the XOSC monitor in CMU0, which is always enabled. It depends upon the status of XOSC (if valid). The default state of the CMUs after reset is disabled as the application software needs to program the valid frequency range first before enabling the CMUs.

Chapter 16

Cyclic Redundancy Checker (CRC) Unit

16.1 Introduction

The Cyclic Redundancy Checker (CRC) computing unit is dedicated to the computation of CRC off-loading the CPU. The number of contexts is a static parameter. Each context has a separate CRC computation engine in order to allow the concurrent computation of the CRC of multiple data streams. The CRC computation is performed at speed without wait states insertion. Bit-swap and bit-inversion operations can be applied on the final CRC signature. Each context can be configured with one of two hard-wired polynomials, normally used for most of the standard communication protocols. The data stream supports multiple data width formats (byte/half-word/word).

16.2 Main features

- Three contexts (static parameter) for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- Two hard-wired polynomials (CRC-32 ethernet and CRC-16-CCITT)
- Support for byte/half-word/word width of the input data stream

16.2.1 Standard features

- CRC-16-CCITT
- CRC-32 ethernet

16.3 Block diagram

The top level diagram of the CRC module is given in [Figure 16-1](#). For PXS30, the number of contexts (CRC_CNTX_NUM) is three.




Figure 16-1. CRC top level diagram

16.4 Signal description

The CRC unit does not generate any external signals.

16.5 Memory map and registers

16.5.1 Register description

Table 16-1 shows the base addresses for the CRCU modules. Table 16-2 shows the memory map for the CRC registers.

Table 16-1. CRCU module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	CRCU_0	0xFFE6_8000
	CRCU_1	0xC3E6_0000

Table 16-2. CRC unit memory map

Offset from CRCU_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	CRC Configuration Register Context 1 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0004	CRC Input Register Context 1 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0008	CRC Current Status Register Context 1 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x000C	CRC Output Register Context 1 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0010	CRC Configuration Register Context 2 (CRC_CFG)	R/W	0x0000_0004	on page 16-3
0x0014	CRC Input Register Context 2 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0018	CRC Current Status Register Context 2 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x001C	CRC Output Register Context 2 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0020	CRC Configuration Register Context 3 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0024	CRC Input Register Context 3 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0028	CRC Current Status Register Context 3 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x002C	CRC Output Register Context 3 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0030–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

16.5.1.1 CRC Configuration Register (CRC_CFG)

Address: Base + 0x0000 (CRC_CFG1)

Base + 0x0010 (CRC_CFG2)

Base + 0x0020 (CRC_CFG3)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	POL	SWA	INV
W													YG	P		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	— ¹	0	0

Figure 16-2. CRC Configuration Register (CRC_CFG)

NOTES:

¹ For CRC_CFG1 and CRC_CFG3, this bit equals 1 at reset. For CRC_CFG2, this bit equals 0 at reset.

Table 16-3. CRC_CFG field descriptions

Field	Description
POLYG	Polynomial selection 0 CRC-CCITT polynomial. 1 CRC-32 polynomial. This bit can be read and written by the software. This bit can be written only during the configuration phase.
SWAP	SWAP selection 0 No swap selection applied on the CRC_OUTP content 1 Swap selection (MSB → LSB, LSB → MSB) applied on the CRC_OUTP content. In case of CRC-CCITT polynomial, the swap operation is applied on the 16 LSB bits. This bit can be read and written by the software. This bit can be written only during the configuration phase.
INV	INV selection 0 No inversion selection applied on the CRC_OUTP content. 1 Inversion selection (bit x bit) applied on the CRC_OUTP content. In case of CRC-CCITT polynomial the inversion operation is applied on the 16 LSB bits. This bit can be read and written by the software. This bit can be written only during the configuration phase.

16.5.1.2 CRC Input Register (CRC_INP)

Address: Base + 0x0004 (CRC_INP1)

Base + 0x0014 (CRC_INP2)

Base + 0x0024 (CRC_INP3)

Access: User read/write




Figure 16-3. CRC Input Register (CRC_INP)

Table 16-4. CRC_INP field descriptions

Field	Description
INP	Input data for the CRC computation The INP register can be written at byte, half-word (high and low), or word in any sequence. In case of half-word write operation, the bytes must be contiguous. This register can be read and written by the software.

16.5.1.3 CRC Current Status Register (CRC_CSTAT)

Address: Base + 0x0008 (CRC_CSTAT1)

Base + 0x0018 (CRC_CSTAT2)

Base + 0x0028 (CRC_CSTAT3)

Access: User read/write




Figure 16-4. CRC Current Status Register (CRC_CSTAT)

Table 16-5. CRC_CSTAT field descriptions

Field	Description
CSTAT	<p>Status of the CRC signature</p> <p>The CSTAT register includes the current status of the CRC signature. No bit swap and inversion are applied to this register.</p> <p>In case of CRC-CCITT polynomial only the 16 LSB bits are significative. The 16 MSB bits are tied at 0b during the computation.</p> <p>The CSTAT register can be written at byte, half-word, or word.</p> <p>This register can be read and written by the software.</p> <p>This register can be written only during the configuration phase.</p>

16.5.1.4 CRC Output Register (CRC_OUTP)

Address: Base + 0x000C (CRC_OUTP1)

Base + 0x001C (CRC_OUTP2)

Base + 0x002C (CRC_OUTP3)

Access: User read-only




Figure 16-5. CRC Output Register (CRC_OUTP)

Table 16-6. CRC_CSTAT field descriptions

Field	Description
OUTP	<p>Final CRC signature</p> <p>The OUTP register includes the final signature corresponding to the CRC_CSTAT register value eventually swapped and inverted.</p> <p>In case of CRC-CCITT polynomial only the 16 LSB bits are significative. The 16 MSB bits are tied at 0b during the computation.</p> <p>This register can be read by the software.</p>

16.6 Functional description

The CRC module supports the CRC computation for each context. Each context has its own complete set of registers including the CRC engine. The data flow of each context can be interleaved. The data stream can be structured as a sequence of byte, half-words, or words. The input data sequence is provided, eventually mixing the data formats (byte, half-word, word), writing to the input data register (CRC_INP).

The data stream is generally executed by N concurrent DMA data transfers (mem2mem) where N is less than or equal to the number of contexts (3).

Two standard generator polynomials are given in Equation 16-1 and Equation 16-2 for the CRC computation of each context.

$$X^{16} + X^{12} + X^5 + 1$$

CRC-CCITT (x.25 protocol)

Eqn. 16-1

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$

CRC-32 (ethernet protocol)

Eqn. 16-2




Figure 16-6. CRC-CCITT engine concept scheme

The initial seed value of the CRC can be programmed initializing the CRC_CSTAT register. The concept scheme (serial data loading) of the CRC engine is given in Figure 16-6 for the CRC-CCITT. The design implementation executes the CRC computation in a single clock cycle (parallel data loading). A pipeline scheme has been adopted to de-couple the IPS bus interface from the CRC engine in order to allow the computation of the CRC at speed (zero wait states).

In case of usage of the CRC signature for encapsulation in the data frame of a communication protocol (e.g., SPI) a bit swap (MSB → LSB, LSB → MSB) and/or bit inversion of the final CRC signature can be applied (CRC_OUTP register) before transmitting the CRC.

The usage of the CRC module is summarized in the flow-chart given in Figure 16-7.




Figure 16-7. CRC computation flow

16.7 Use cases and limitations

Two main use cases are considered:

- Calculation of the CRC of the configuration registers during the process safety time
- Calculation of the CRC on the incoming/outgoing frames for the communication protocols (not protected with CRC by definition of the protocol itself) used as a safety-relevant peripheral

The signature of the configuration registers is computed in a correct way only if these registers do not contain any status bit. Assuming that the DMA engine has N channels (greater or equal to the number of contexts) configurable for these types of data transfer — mem2mem, periph2mem, and mem2periph — then the following sequence, as given in Figure 16-8, is applied to manage the transmission data flow:

- DMA/CRC module configuration (context x , channel x) by CPU
- Payload transfer from the MEM to the CRC module (CRC_INP register) to calculate the CRC signature (phase 1) by DMA (mem2mem data transfer, channel x)

- CRC signature copy from the CRC module (CRC_OUTP register) to the MEM (phase 2) by CPU
- Data block (payload + CRC) transfer from the MEM to the PERIPH module (e.g., SPI TX FIFO) (phase 3) by DMA (mem2periph data transfer, channel *x*)




Figure 16-8. DMA-CRC Transmission Sequence

The following sequence, as given in [Figure 16-9](#), is applied to manage the reception data flow:



- DMA/CRC module configuration (context x , channel x) by CPU
- Data block (payload + CRC) transfer from the PERIPH (e.g., SPI RX FIFO) module to the MEM (phase 1) by DMA (periph2mem data transfer, channel x)
- Data block transfer (payload + CRC) transfer from the MEM to the CRC module (CRC_INP register) to calculate the CRC signature (phase 2) by DMA (mem2mem data transfer, channel x)
- CRC signature check from the CRC module (CRC_OUTP register) by CPU (phase 3)




Figure 16-9. DMA-CRC Reception Sequence

Chapter 17

Coherency Unit (CU)

17.1 Introduction

The Coherency Unit (CU) is a hardware mechanism for maintaining memory coherency in a dual-core system with independent, tightly coupled local cache memories. By monitoring AHB transactions originating from the various masters, the CU monitors AHB bus traffic for updates to system memory spaces that are shared between the cores, and invokes coherency snoop requests.

17.2 Features

The following list summarizes the key features of the CU:

- Supports as many as four masters to be monitored
 - Two cores and two non-processor masters
 - Location is immediately downstream of each master, before the crossbar switch
- Supports as many as two snoop request streams, one for each core in a dual-core system
- Each snoop request stream is supported by a 16-deep snoop queue
- Overflow protection by issuing request to stall subsequent global writes
- Optimized for bursts, such that global writes to the same cache line collapse into a single snoop request
- Program-visible registers for capturing information on queue status and error results
- Optional interrupt generation on snoop requests that terminate with error

17.2.1 Block diagram

Figure 17-1 shows a typical device with a CU implemented.




Figure 17-1. Platform with CU

Figure 17-2 shows a generic dual-core platform with relative positioning of the CU module. The CU module sits between the masters and crossbar switch.




Figure 17-2. CU block diagram

Figure 17-3 shows the functional data path for the CU. As many as four masters can be monitored for global writes, where Master 0 and Master 1 are processor masters and Master 2 and Master 3 are non-processor masters. Upon detection of a global write, the CU determines which processor (Master 0 or Master 1) needs to be snooped. The snoop request is then placed in the appropriate queue and eventually dispatched to the processor.

17.2.2 ACP_CU interface signals




Figure 17-3. ACP_CU interface

Table 17-1. ACP_CU signals

Signal	Type	Description
System inputs		
clk	Input	AHB reference clock
reset	Input	AHB reset
Master interface		
m{0,1,2,3}_hmaster[3:0]	Input	Master ID
m{0,1,2,3}_haddr[28:0]	Input	Address bus
m{0,1,2,3}_htrans[1:0]	Input	Transfer type
m{0,1,2,3}_hwrite	Input	Transfer direction
m{0,1,2,3}_hprot[0]	Input	Inst/Data attribute
m{0,1,2,3}_hready	Input	Transfer done in

Table 17-1. ACP_CU signals (continued)

Signal	Type	Description
m{0,1,2,3}_gbl	Input	Write is marked as global
m{0,1,2,3}_clken	Input	Clock Enable for support of masters running in various clock domains
Snoop handshake signals		
m{0,1}_snp_req	Output	Snoop request
m{0,1}_snp_addr[31:0]	Output	Snoop request addr
m{0,1}_snp_id[3:0]	Output	Snoop request ID
m{0,1}_snp_cmd[1:0]	Output	Snoop request command
m{0,1}_snp_ack	Input	Snoop complete acknowledge
m{0,1}_snp_ack_id[3:0]	Input	Snoop complete acknowledge ID
Miscellaneous CU signals		
m{0,1}_ipi_int	Output	Optional interrupt on snoop request error
m{0,1}_snp_synch	Input	Command indicator to mark snoop requests as synch instructions via m{0,1}_snp_cmd[1:0] 0 Invalidate 1 Synch
stall_gbl_wr	Output	Stall global writes. Sent to all masters being monitored, indicating subsequent writes should be stalled until the queue is no longer full.
m{0,1}_queue_idle	Output	Status flag indicating Master <i>n</i> queue is empty

17.3 Memory map

The CU provides an IPS programming model mapped to an on-platform 16 KB space. The programming model is partitioned into three groups: control/status registers, the data structure containing the contents of the snoop queues for Core_0 and Core_1.

The programming model can be referenced only using 32-bit (word) accesses. Writes to the configuration fields can be referenced only in supervisor mode. Attempted references using different access sizes, accesses to undefined or reserved addresses, or accesses with a non-supported access type result in IPS error termination.

Table 17-2. CU memory map

Offset from CU_BASE (0xFFF5_0000)	Register	Access ¹	Reset Value ²	Location
0x0000	PCU Configuration and Error Status Register (PCU_CESR)	R/W	0x0300_0000	on page 17-10
0x0004–0x000F	Reserved			
0x0010	PCU Error Address Register, Core_0 (PCU_EAR0)	R	0xUUUU_UUUU ³	on page 17-14
0x0014	PCU Error Detail Register, Core_0 (PCU_EDR0)	R	0xUUUU_UUUU ³	on page 17-14
0x0018–0x001F	Reserved			
0x0020	PCU Error Address Register, Core_1 (PCU_EAR1)	R	0xUUUU_UUUU ³	on page 17-14
0x0024	PCU Error Detail Register, Core_1 (PCU_EDR1)	R	0xUUUU_UUUU ³	on page 17-10
0x0028–0x002F	Reserved			
0x0030	PCU Interrupt Register, Core_0 (PCU_IR0)	R/W	0xUUUU_UUUU ³	on page 17-16
0x0034	PCU Interrupt Register, Core_1 (PCU_IR1)	R/W	0xUUUU_UUUU ³	on page 17-16
0x0038–0x00FF	Reserved			
0x0100	PCU Core_0, Entry 0 Address Register (PCU_CP0E0_ADDR)	R	0x0000_0000	on page 17-17
0x0104	PCU Core_0, Entry 0 Attributes Register (PCU_CP0E0_ATTR)	R	0x0000_0000	on page 17-17
0x0108	PCU Core_0, Entry 1 Address Register (PCU_CP0E1_ADDR)	R	0x0000_0000	on page 17-17
0x010C	PCU Core_0, Entry 1 Attributes Register (PCU_CP0E1_ATTR)	R	0x0000_0000	on page 17-17
0x0110	PCU Core_0, Entry 2 Address Register (PCU_CP0E2_ADDR)	R	0x0000_0000	on page 17-17
0x0114	PCU Core_0, Entry 2 Attributes Register (PCU_CP0E2_ATTR)	R	0x0000_0000	on page 17-17
0x0118	PCU Core_0, Entry 3 Address Register (PCU_CP0E3_ADDR)	R	0x0000_0000	on page 17-17
0x011C	PCU Core_0, Entry 3 Attributes Register (PCU_CP0E3_ATTR)	R	0x0000_0000	on page 17-17
0x0120	PCU Core_0, Entry 4 Address Register (PCU_CP0E4_ADDR)	R	0x0000_0000	on page 17-17
0x0124	PCU Core_0, Entry 4 Attributes Register (PCU_CP0E4_ATTR)	R	0x0000_0000	on page 17-17

Table 17-2. CU memory map (continued)

Offset from CU_BASE (0xFFFF5_0000)	Register	Access ¹	Reset Value ²	Location
0x0128	PCU Core_0, Entry 5 Address Register (PCU_CP0E5_ADDR)	R	0x0000_0000	on page 17-17
0x012C	PCU Core_0, Entry 5 Attributes Register (PCU_CP0E5_ATTR)	R	0x0000_0000	on page 17-17
0x0130	PCU Core_0, Entry 6 Address Register (PCU_CP0E6_ADDR)	R	0x0000_0000	on page 17-17
0x0134	PCU Core_0, Entry 6 Attributes Register (PCU_CP0E6_ATTR)	R	0x0000_0000	on page 17-17
0x0138	PCU Core_0, Entry 7 Address Register (PCU_CP0E7_ADDR)	R	0x0000_0000	on page 17-17
0x013C	PCU Core_0, Entry 7 Attributes Register (PCU_CP0E7_ATTR)	R	0x0000_0000	on page 17-17
0x0140	PCU Core_0, Entry 8 Address Register (PCU_CP0E8_ADDR)	R	0x0000_0000	on page 17-17
0x0144	PCU Core_0, Entry 8 Attributes Register (PCU_CP0E8_ATTR)	R	0x0000_0000	on page 17-17
0x0148	PCU Core_0, Entry 9 Address Register (PCU_CP0E9_ADDR)	R	0x0000_0000	on page 17-17
0x014C	PCU Core_0, Entry 9 Attributes Register (PCU_CP0E9_ATTR)	R	0x0000_0000	on page 17-17
0x0150	PCU Core_0, Entry 10 Address Register (PCU_CP0E10_ADDR)	R	0x0000_0000	on page 17-17
0x0154	PCU Core_0, Entry 10 Attributes Register (PCU_CP0E10_ATTR)	R	0x0000_0000	on page 17-17
0x0158	PCU Core_0, Entry 11 Address Register (PCU_CP0E11_ADDR)	R	0x0000_0000	on page 17-17
0x015C	PCU Core_0, Entry 11 Attributes Register (PCU_CP0E11_ATTR)	R	0x0000_0000	on page 17-17
0x0160	PCU Core_0, Entry 12 Address Register (PCU_CP0E12_ADDR)	R	0x0000_0000	on page 17-17
0x0164	PCU Core_0, Entry 12 Attributes Register (PCU_CP0E12_ATTR)	R	0x0000_0000	on page 17-17
0x0168	PCU Core_0, Entry 13 Address Register (PCU_CP0E13_ADDR)	R	0x0000_0000	on page 17-17
0x016C	PCU Core_0, Entry 13 Attributes Register (PCU_CP0E13_ATTR)	R	0x0000_0000	on page 17-17
0x0170	PCU Core_0, Entry 14 Address Register (PCU_CP0E14_ADDR)	R	0x0000_0000	on page 17-17

Table 17-2. CU memory map (continued)

Offset from CU_BASE (0xFFF5_0000)	Register	Access ¹	Reset Value ²	Location
0x0174	PCU Core_0, Entry 14 Attributes Register (PCU_CP0E14_ATTR)	R	0x0000_0000	on page 17-17
0x0178	PCU Core_0, Entry 15 Address Register (PCU_CP0E15_ADDR)	R	0x0000_0000	on page 17-17
0x017C	PCU Core_0, Entry 15 Attributes Register (PCU_CP0E15_ATTR)	R	0x0000_0000	on page 17-17
0x0180–0x01FF	Reserved			
0x0200	PCU Core_1, Entry 0 Address Register (PCU_CP1E0_ADDR)	R	0x0000_0000	on page 17-17
0x0204	PCU Core_1, Entry 0 Attributes Register (PCU_CP1E0_ATTR)	R	0x0000_0000	on page 17-17
0x0208	PCU Core_1, Entry 1 Address Register (PCU_CP1E1_ADDR)	R	0x0000_0000	on page 17-17
0x020C	PCU Core_1, Entry 1 Attributes Register (PCU_CP1E1_ATTR)	R	0x0000_0000	on page 17-17
0x0210	PCU Core_1, Entry 2 Address Register (PCU_CP1E2_ADDR)	R	0x0000_0000	on page 17-17
0x0214	PCU Core_1, Entry 2 Attributes Register (PCU_CP1E2_ATTR)	R	0x0000_0000	on page 17-17
0x0218	PCU Core_1, Entry 3 Address Register (PCU_CP1E3_ADDR)	R	0x0000_0000	on page 17-17
0x021C	PCU Core_1, Entry 3 Attributes Register (PCU_CP1E3_ATTR)	R	0x0000_0000	on page 17-17
0x0220	PCU Core_1, Entry 4 Address Register (PCU_CP1E4_ADDR)	R	0x0000_0000	on page 17-17
0x0224	PCU Core_1, Entry 4 Attributes Register (PCU_CP1E4_ATTR)	R	0x0000_0000	on page 17-17
0x0228	PCU Core_1, Entry 5 Address Register (PCU_CP1E5_ADDR)	R	0x0000_0000	on page 17-17
0x022C	PCU Core_1, Entry 5 Attributes Register (PCU_CP1E5_ATTR)	R	0x0000_0000	on page 17-17
0x0230	PCU Core_1, Entry 6 Address Register (PCU_CP1E6_ADDR)	R	0x0000_0000	on page 17-17
0x0234	PCU Core_1, Entry 6 Attributes Register (PCU_CP1E6_ATTR)	R	0x0000_0000	on page 17-17
0x0238	PCU Core_1, Entry 7 Address Register (PCU_CP1E7_ADDR)	R	0x0000_0000	on page 17-17
0x023C	PCU Core_1, Entry 7 Attributes Register (PCU_CP1E7_ATTR)	R	0x0000_0000	on page 17-17

Table 17-2. CU memory map (continued)

Offset from CU_BASE (0xFFF5_0000)	Register	Access ¹	Reset Value ²	Location
0x0240	PCU Core_1, Entry 8 Address Register (PCU_CP1E8_ADDR)	R	0x0000_0000	on page 17-17
0x0244	PCU Core_1, Entry 8 Attributes Register (PCU_CP1E8_ATTR)	R	0x0000_0000	on page 17-17
0x0248	PCU Core_1, Entry 9 Address Register (PCU_CP1E9_ADDR)	R	0x0000_0000	on page 17-17
0x024C	PCU Core_1, Entry 9 Attributes Register (PCU_CP1E9_ATTR)	R	0x0000_0000	on page 17-17
0x0250	PCU Core_1, Entry 10 Address Register (PCU_CP1E10_ADDR)	R	0x0000_0000	on page 17-17
0x0254	PCU Core_1, Entry 10 Attributes Register (PCU_CP1E10_ATTR)	R	0x0000_0000	on page 17-17
0x0258	PCU Core_1, Entry 11 Address Register (PCU_CP1E11_ADDR)	R	0x0000_0000	on page 17-17
0x025C	PCU Core_1, Entry 11 Attributes Register (PCU_CP1E11_ATTR)	R	0x0000_0000	on page 17-17
0x0260	PCU Core_1, Entry 12 Address Register (PCU_CP1E12_ADDR)	R	0x0000_0000	on page 17-17
0x0264	PCU Core_1, Entry 12 Attributes Register (PCU_CP1E12_ATTR)	R	0x0000_0000	on page 17-17
0x0268	PCU Core_1, Entry 13 Address Register (PCU_CP1E13_ADDR)	R	0x0000_0000	on page 17-17
0x026C	PCU Core_1, Entry 13 Attributes Register (PCU_CP1E13_ATTR)	R	0x0000_0000	on page 17-17
0x0270	PCU Core_1, Entry 14 Address Register (PCU_CP1E14_ADDR)	R	0x0000_0000	on page 17-17
0x0274	PCU Core_1, Entry 14 Attributes Register (PCU_CP1E14_ATTR)	R	0x0000_0000	on page 17-17
0x0278	PCU Core_1, Entry 15 Address Register (PCU_CP1E15_ADDR)	R	0x0000_0000	on page 17-17
0x027C	PCU Core_1, Entry 15 Attributes Register (PCU_CP1E15_ATTR)	R	0x0000_0000	on page 17-17
0x0280–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ One or more bits (indicated by “U”) are of indeterminate value at Reset. See register for more information.

17.3.1 Register descriptions

17.3.1.1 PCU Configuration and Error Status Register (PCU_CESR)

Address: Base + 0x0000

Access: Supervisor: read/write; User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CP1ERR		CP0ERR		SRST FLAG	0	CP1 IDLE	CP0 IDLE	0	0	CP1 IEN	CP0 IEN	0	0	0	0
W																
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M3W MEN	M2W MEN	M1W MEN	M0W MEN	0	0	CP1DS		CP0DS				0	0	SRS TEN	ENB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 17-4. PCU Configuration and Error Status Register (PCU_CESR)

Table 17-3. PCU_CESR field descriptions

Field	Description
CP1ERR	<p>Core Processor 1 Error. This field represents a flag maintained by the CU for signaling the presence of a captured snoop error or the occurrence of a queue overflow. The error details are contained in PCU_EAR1 and PCU_EDR1. PCU_CESR[31] is set when the snoop queue for Core_1 has overflowed; the address and attributes of the global write that caused the queue overflow are recorded in PCU_EAR1 and PCU_EDR1. PCU_CESR[30] is set when the hardware detects a snoop error and records the faulting address and attributes. This field is cleared when the corresponding bits are written as a logical one. If another Core_1 error occurs before CP1ERR bit is cleared, CP1ERR remains set while PCU_EAR1 and PCU_EDR1 capture address and attributes for the most recent error event.</p> <p>00 PCU_EAR1/PCU_EDR1 does not contain a captured snoop error. 01 PCU_EAR1/PCU_EDR1 contains a captured snoop error. 10 PCU_EAR1/PCU_EDR1 contains a queue overflow occurrence. 11 An encoding of '11' for this field indicates a snoop error event occurred followed by a queue overflow event. Since the PCU_EAR1/PCU_EDR1 registers capture the most recent error event, the PCU_EAR1/PCU_EDR1 contains the queue overflow occurrence.</p>
CP0ERR	<p>Core Processor 0 Error. This field represents a flag maintained by the CU for signaling the presence of a captured snoop error or the occurrence of a queue overflow. The error details are contained in PCU_EAR0 and PCU_EDR0. PCU_CESR[29] is set when the snoop queue for Core_0 has overflowed; the address and attributes of the global write that caused the queue overflow are recorded in PCU_EAR0 and PCU_EDR0. PCU_CESR[28] is set when the hardware detects a snoop error and records the faulting address and attributes. This field is cleared when the corresponding bits are written as a logical one. If another Core_0 error occurs before CP0ERR bit is cleared, CP0ERR remains set while PCU_EAR0 and PCU_EDR0 capture address and attributes for the most recent error event.</p> <p>00 PCU_EAR0/PCU_EDR0 does not contain a captured snoop error. 01 PCU_EAR0/PCU_EDR0 contains a captured snoop error. 10 PCU_EAR0/PCU_EDR0 contains a queue overflow occurrence. 11 An encoding of '11' for this field indicates a snoop error event occurred followed by a queue overflow event. Since the PCU_EAR0/PCU_EDR0 registers capture the most recent error event, the PCU_EAR0/PCU_EDR0 contains the queue overflow occurrence.</p>

Table 17-3. PCU_CESR field descriptions (continued)

Field	Description
SRST FLAG	Software reset flag. This field represents a flag maintained by the CU to indicate a software reset event has taken place. A software reset of the CU is invoked by programming the PCU_CESR[SRST_EN] field. 0 The last CU reset event was a hardware reset event. 1 The last CU reset event was a software-invoked reset event.
CP1IDLE	Core Processor 1 Idle. This read-only status flag indicates when Core_1 snoop queue is empty. 0 Core_1 snoop queue not empty; Core_1 snoop queue is busy processing valid snoop requests to Core_1. 1 Core_1 snoop queue is empty.
CP0IDLE	Core Processor 0 Idle. This read-only status flag indicates when Core_0 snoop queue is empty. 0 Core_0 snoop queue not empty; Core_0 snoop queue is busy processing valid snoop requests to Core_0. 1 Core_0 snoop queue is empty.
CP1IEN	Core Processor 1 Interrupt Enable. This bit enables interrupt generation upon detection of a Core_1 snoop request that results in an error. 0 CU generates an interrupt request upon detection of a Core_1 snoop that terminated with error. 1 CU does not generate an interrupt request upon detection of a Core_1 snoop request that terminated with error.
CP0IEN	Core Processor 0 Interrupt Enable. This bit enables interrupt generation upon detection of a Core_0 snoop request that results in an error. 0 CU generates an interrupt request upon detection of a Core_0 snoop that terminated with error. 1 CU does not generate an interrupt request upon detection of a Core_0 snoop request that terminated with error.
M3WMEN	Master 3 Write Monitor Enable. This bit enables monitoring of Master 3 for global writes 0 Disable Master 3 monitoring. Global writes from Master 3 do not initiate any snoop requests. 1 Enable Master 3 monitoring for global writes.
M2WMEN	Master 2 Write Monitor Enable. This bit enables monitoring of Master 2 for global writes 0 Disable Master 2 monitoring. Global writes from Master 2 do not initiate any snoop requests. 1 Enable Master 2 monitoring for global writes.
M1WMEN	Master 1 Write Monitor Enable. This bit enables monitoring of Master 1 for global writes 0 Disable Master 1 monitoring. Global writes from Master 1 do not initiate any snoop requests. 1 Enable Master 1 monitoring for global writes.
M0WMEN	Master 0 Snoop Enable. This bit enables monitoring of Master 0 for global writes 0 Disable Master 0 monitoring. Global writes from Master 0 do not initiate any snoop requests. 1 Enable Master 0 monitoring for global writes.

Table 17-3. PCU_CESR field descriptions (continued)

Field	Description
CP1DS	<p>Core_1 Disable Snoop. This field allows for snooping activity targeting Core_1 to be suspended. Snooping can be disabled universally for Core_1 or upon detection of a Core_1 snoop termination with error or queue overflow occurrence.</p> <p>000 Core_1 snooping disabled upon detection of an overflow of the Core_1 snoop queue as flagged in PCU_CESR[CP1ERR]. Once PCU_CESR[CP1ERR] field is cleared, Core_1 snooping activity can resume.</p> <p>001 Core_1 snooping disabled upon detection of an overflow of the Core_1 snoop queue or upon a Core_1 snoop termination with error, as flagged in PCU_CESR[CP1ERR]. Any valid entries in the Core_1 snoop queue are invalidated and are not processed. However, the contents of the Core_1 queue are still available for inspection via the program-visible PCU_CP1Ex_ADDR/PCU_CP1Ex_ATTR registers. Once PCU_CESR[CP1ERR] field is cleared, Core_1 snooping activity can resume.</p> <p>010 Core_1 snooping disabled upon detection of an overflow of the Core_1 snoop queue or upon detection of an overflow of the Core_0 snoop queue, as flagged in PCU_CESR[CP1ERR]. Any valid entries in the Core_1 snoop queue are invalidated and are not processed. However, the contents of the Core_1 queue are still available for inspection via the program-visible PCU_CP1Ex_ADDR/PCU_CP1Ex_ATTR registers. Once PCU_CESR[CP1ERR] field is cleared, Core_1 snooping activity can resume.</p> <p>011 Core_1 snooping disabled upon detection of an overflow of either the Core_1 snoop queue or the Core_0 snoop queue or upon a Core_1 snoop termination with error, as flagged in PCU_CESR[CP1ERR] or PCU_CESR[CP0ERR]. Any valid entries in the Core_1 snoop queue are invalidated and are not processed. However, the contents of the Core_1 queue are still available for inspection via the program-visible PCU_CP1Ex_ADDR/PCU_CP1Ex_ATTR registers. Once PCU_CESR[CP1ERR] and PCU_CESR[CP0ERR] fields are cleared, Core_1 snooping activity can resume.</p> <p>1xx Core_1 snooping entirely disabled. Any valid entries in the Core_1 snoop queue are invalidated and are not processed. However, the contents of the Core_1 queue are still available for inspection via the program-visible PCU_CP1Ex_ADDR/PCU_CP1Ex_ATTR registers.</p>

Table 17-3. PCU_CESR field descriptions (continued)

Field	Description
CP0EDS	<p>Core_0 Disable Snoop. This field allows for snooping activity targeting Core_0 to be suspended. Snooping can be disabled universally for Core_0 or upon detection of a Core_0 snoop termination with error or queue overflow occurrence.</p> <p>000 Core_0 snooping disabled upon detection of an overflow of the Core_0 snoop queue as flagged in PCU_CESR[CP0ERR]. Once PCU_CESR[CP0ERR] field is cleared, Core_0 snooping activity can resume.</p> <p>001 Core_0 snooping disabled upon detection of an overflow of the Core_0 snoop queue or upon a Core_0 snoop termination with error, as flagged in PCU_CESR[CP0ERR]. Any valid entries in the Core_0 snoop queue are invalidated and are not processed. However, the contents of the Core_0 queue are still available for inspection via the program-visible PCU_CP0Ex_ADDR/PCU_CP0Ex_ATTR registers. Once PCU_CESR[CP0ERR] field is cleared, Core_0 snooping activity can resume.</p> <p>010 Core_0 snooping disabled upon detection of an overflow of the Core_1 snoop queue or upon detection of an overflow of the Core_0 snoop queue, as flagged in PCU_CESR[CP0ERR]. Any valid entries in the Core_0 snoop queue are invalidated and are not processed. However, the contents of the Core_0 queue are still available for inspection via the program-visible PCU_CP0Ex_ADDR/PCU_CP0Ex_ATTR registers. Once PCU_CESR[CP0ERR] field is cleared, Core_0 snooping activity can resume.</p> <p>011 Core_0 snooping disabled upon detection of an overflow of either the Core_0 snoop queue or the Core_1 snoop queue or upon a Core_0 snoop termination with error, as flagged in PCU_CESR[CP0ERR] or PCU_CESR[CP1ERR]. Any valid entries in the Core_0 snoop queue are invalidated and are not processed. However, the contents of the Core_0 queue are still available for inspection via the program-visible PCU_CP0Ex_ADDR/PCU_CP0Ex_ATTR registers. Once PCU_CESR[CP0ERR] and PCU_CESR[CP1ERR] fields are cleared, Core_0 snooping activity can resume.</p> <p>1xx Core_0 snooping entirely disabled. Any valid entries in the Core_0 snoop queue are invalidated and are not processed. However, the contents of the Core_0 queue are still available for inspection via the program-visible PCU_CP0Ex_ADDR/PCU_CP0Ex_ATTR registers.</p>
SRST_EN	<p>Software reset enable. Writing a '1' to this bit invokes a software-driven reset of the CU. On the next cycle following the programming of PCU_CESR[SRST_EN], all programming model registers in the CU are reset, and all snoop queue entries are invalidated. PCU_CESR[SRST_FLAG] is set to 1 to indicate a software-driven reset of the CU has occurred. Writing a '0' to this bit has no effect. Reading this bit returns 0.</p> <p>0 No software-driven reset is requested. Writing a 0 to this field has no effect. Reading this bit always returns 0.</p> <p>1 Invoke software-driven reset.</p>
ENB	<p>ENB. This bit provides a global enable/disable for the CU.</p> <p>0 The CU is disabled.</p> <p>1 The CU is enabled.</p> <p>While the CU is disabled, hardware coherency checking is not performed.</p>

17.3.1.2 PCU Error Address Register, Core n (PCU_EAR n)

Address: Base + 0x0010(PCU_EAR0)
 Base + 0x0020 (PCU_EAR1) Access: User read-only




Figure 17-5. PCU Error Address Register, Core n (PCU_EAR n)

Table 17-4. PCU_EAR n field descriptions

Field	Description
EADDR	Error Address. This read-only field is the reference address associated with the global write that resulted in a snoop error or overflow event.

17.3.1.3 PCU Error Detail Register, Core n (PCU_EDR n)

Address: Base + 0x0014 (PCU_EDR0)
 Base + 0x0024 (PCU_EDR1) Access: User read-only




Figure 17-6. PCU Error Detail Register, Core n (PCU_EDR n)

Table 17-5. PCU_EDR n field descriptions

Field	Description
EMSTR	Error Master. This read-only field holds the AHB master ID associated with the global write that resulted in a snoop error or overflow event.

Table 17-5. PCU_EDR_n field descriptions (continued)

Field	Description
EPTR	<p>Error Pointer. This read-only field holds the value of the queue pointer associated with the global write that resulted in a snoop error or overflow event.</p> <p>Upon a snoop error event, this field describes the relative position of the corresponding entry in the 16-entry queue for the global write that resulted in a snoop error.</p> <p>Upon a queue overflow event, this field describes the relative position of the corresponding entry in the 16-entry queue for the global write that resulted in an overflow event.</p>
ESTMP	<p>Error Time Stamp. This read-only fields holds the time stamp value associated with the snoop error or overflow event. The time stamp value is based on a free-running 8-bit timer that begins counting upon assertion of PCU_CESR[ENB].</p> <p>Upon a snoop error event, this field captures the value of the time stamp at the time the snoop request was loaded into the queue.</p> <p>Upon a queue overflow event, this field captures the value of the time stamp at the time the overflow condition is detected.</p>
EPROT	<p>Error Protection Attribute. This read-only field holds the AHB protection attributes associated with the global write that triggered the snoop request.</p> <p>EPROT[5]: Exclusivity 0 Not Exclusive 1 Exclusive</p> <p>EPROT[4]:</p> <p>EPROT[3]: Cacheability 0 Non-cacheable 1 Cacheable</p> <p>EPROT[2]: Bufferable 0 Non-bufferable 1 Bufferable</p> <p>EPROT[1]: Mode 0 User Mode 1 Supervisor Mode</p> <p>EPROT[0]: Type 0 Instruction 1 Data</p>

Table 17-5. PCU_EDR n field descriptions (continued)

Field	Description
ERESP	<p>Error snoop response. This read-only field holds the snoop response associated with the snoop that terminated with error. This field is cleared when PCU_EDRn is loaded on an overflow event. Upon a queue overflow event, this field reads as all zeroes.</p> <p>000cc NULL. No operation performed or no matching cache entry.</p> <p>001cc AutoInv. AutoInvalidation performed on clean unlocked lines with tag parity errors.</p> <p>010cc ERROR. Error in processing a snoop request due to tag parity error.</p> <p>01100 SYNC. Sync completed, snoop queue synchronized.</p> <p>100cc Hit Clean. Matching unlocked clean cache entry found.</p> <p>101cc Hit Dirty. Matching unlocked dirty cache entry found.</p> <p>110cc Hit Locked. Matching locked clean cache entry found.</p> <p>111cc Hit Dirty Locked. matching locked clean cache entry found.</p> <p>cc Number of collapsed requests:</p> <p>00 0 collapsed requests.</p> <p>01 2 requests combined.</p> <p>10 3 requests combined.</p> <p>11 4 requests combined.</p>

17.3.1.4 PCU Interrupt Register, Core n (PCU_IR n)

Address: Base + 0x30 (PCU_IR0)
Base + 0x34 (PCU_IR1)

Access: Supervisor: read/write;
User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OIF	EIF
W															w1c	w1c
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0	0

Figure 17-7. PCU Interrupt Register, Core n (PCU_IR n)

Table 17-6. PCU_IR n field descriptions

Field	Description
OIF	<p>Overflow Interrupt Flag. This field indicates an outstanding interrupt request as a result of a queue overflow. The flag and interrupt are cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect.</p> <p>0 No interrupt request.</p> <p>1 Interrupt request due to snoop termination with error.</p>
EIF	<p>Error Interrupt Flag. This field indicates an outstanding interrupt request as a result of a snoop that terminated with error if PCU_CESR[CPnLEN]. The flag and interrupt are cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect.</p> <p>0 No interrupt request.</p> <p>1 Interrupt request due to snoop termination with error.</p>

17.3.1.5 PCU Core n , Entry x Address (PCU_CP n Ex_ADDR)

Address: See [Table 17-2](#)

Access: User read-only




Figure 17-8. PCU Core n , Entry x Address (PCU_CP n Ex_ADDR)

Table 17-7. PCU_CP n Ex_ADDR field descriptions

Field	Description
ADDR	Entry Address. This read-only field holds the address for the snoop request in the corresponding queue entry.

17.3.1.6 PCU Core n , Entry x Attributes (PCU_CP n Ex_ATTR)

Address: See [Table 17-2](#)

Access: User read-only




Figure 17-9. PCU Core n , Entry x Attributes (PCU_CP n Ex_ATTR)

Table 17-8. PCU_CP n Ex_ATTR field descriptions

Field	Description
MSTR	Entry Master. This read-only field holds the Master ID for the snoop request in the corresponding queue entry.
STMP	Entry Time Stamp. This read-only field holds the time stamp value at the time the snoop request was loaded into the queue. The time stamp value is based on a free-running 8-bit timer that begins counting upon assertion of PCU_CESR[ENB].

Table 17-8. PCU_CPnEx_ATTR field descriptions (continued)

Field	Description
HPROT	<p>Entry Protection Attribute. This read-only field is the holds the hprot values for the snoop request in the corresponding queue entry.</p> <p>HPROT[5]: Exclusivity 0 Not Exclusive 1 Exclusive</p> <p>HPROT[4]:</p> <p>HPROT[3]: Cacheability 0 Non-cacheable 1 Cacheable</p> <p>HPROT[2]: Bufferable 0 Non-bufferable 1 Bufferable</p> <p>HPROT[1]: Mode 0 User Mode 1 Supervisor Mode</p> <p>HPROT[0]: Type 0 Instruction 1 Data</p>
RESP	<p>Snoop response. This read-only field holds the resultant snoop response from the corresponding processor.</p> <p>000cc NULL. No operation performed or no matching cache entry. 001cc AutoInv. AutoInvalidation performed on clean unlocked lines with tag parity errors. 010cc ERROR. Error in processing a snoop request due to tag parity error. 01100 SYNC. Sync completed, snoop queue synchronized. 100cc Hit Clean. Matching unlocked clean cache entry found. 101cc Hit Dirty. Matching unlocked dirty cache entry found. 110cc Hit Locked. Matching locked clean cache entry found. 111cc Hit Dirty Locked. Matching locked clean cache entry found.</p> <p>cc Number of collapsed requests: 00 0 collapsed requests. 01 2 requests combined. 10 3 requests combined. 11 4 requests combined.</p>
VLD	<p>Entry Valid. This read-only field indicates the corresponding snoop queue entry is valid.</p> <p>0 Queue entry is not valid. 1 Queue entry is valid.</p>

17.4 Functional description

The CU is responsible for tracking updates to shared memory spaces and invoking snoop requests to the processor(s) in an effort to maintain coherency within a dual-core system. The CU monitors all AHB transactions originating from as many as four masters that have been identified to use shared memory space. Upon detection of a global write from any of these masters, the CU routes a coherency snoop request to the appropriate cores at the address in question. Writes are marked as ‘global’ via an AHB address-phase sideband signal. For transactions originating from the cores, the ‘global’ sideband information is provided by forwarding the M-bit from the corresponding MMU entry.

17.4.1 Arbitration and routing

Table 17-9 describes the rules used by the corresponding TCD for dispatching snoop requests to the appropriate core(s). Global writes under normal operation originating from Core_0 should be alerted to Core_1 as a coherency snoop request. Similarly, global writes under normal operation originating from Core_1 should be alerted to Core_0 as a coherency snoop request. Global Nexus writes originating from either core require a snoop request to both processors. Global writes originating from non-processor masters require snoop requests dispatched to both cores.

The determination of which master initiated a global write is performed by comparing the hmaster supplied in the address phase against the configuration of the inputs cpX_master_id[3:0] and cpX_nex_master_id[3:0], where X is 0 or 1.

- If the hmaster value for the current transaction matches cp0_master_id[3:0] or cp0_nex_master_id[3:0], then Core_0 is identified as the master that initiated the global write, and the snoop request is routed to Core_1 and optionally to Core_0 on a Nexus global.
- If the hmaster value for the current transaction matches cp1_master_id[3:0] or cp1_nex_master_id[3:0], then Core_1 is identified as the master that initiated the global write, and the snoop request is routed to Core_0 and optionally to Core_1 on a Nexus global write.
- If the hmaster value for the current transaction does not match cpX_hmaster_id[3:0] nor cpX_nex_hmaster_id[3:0], then a non-processor master is identified as the master that initiated the global write, and the snoop request is routed to both Core_0 and Core_1.

Table 17-9. Routing rules for snoop requests

Global Write Originating From	Send Snoop Request to Core_0	Send Snoop Request to Core_1
Core_0 (normal access)		*
Core_0 (Nexus access)	*	*
Core_1 (normal access)	*	
Core_1 (Nexus access)	*	*
Master 2	*	*
Master 3	*	*

17.4.2 Protocol and handshaking

When issuing a snoop request, the CU interfaces with the core's snoop port. A request is issued by asserting `cpX_snp_req` and `cpX_snp_cmd[1:0]`, which specifies the coherency action to be taken, where X is 0 or 1. As the CU only supports snoop invalidate requests, the only supported encoding for `cpX_snp_cmd` is 2'b01.

Table 17-10. Snoop command encoding

<code>cpX_snp_cmd[1:0]</code>	Command Type
00	NULL — lookup performed, no status bit operation performed * Not supported
01	INV — invalidate matching cache entry
10	SYNC — synchronize snoop queue
11	Reserved

The CU provides `cpX_snp_addr[31:5]` as the physical address to be used for look-up. `cpX_snp_id[3:0]` provides a 4-digit ID to keep track of outstanding snoop requests.

The CU samples `cpX_snp_rdy` from the core to determine when a snoop request has been taken or when the CU needs to continue asserting the snoop request. When the snoop queue internal to the core is full, `cpX_snp_rdy` is de-asserted indicating the core is unavailable to take any new snoop requests. Any outstanding snoop requests must be held while `cpX_snp_rdy` is de-asserted. For a detailed description of `cpX_snp_rdy` behavior, refer to z760n3 Specification (Section 14.3.4 Cache Coherency Operation).

Upon termination of a snoop request, the core provides `cpX_snp_ack` along with `cpX_snp_ack_id[3:0]` confirming which request has terminated. Upon termination, the core also provides `cpX_snp_ack_resp[4:0]` to describe the outcome of the coherency action.

Table 17-11. Snoop response encoding

<code>cpX_snp_resp[4:0]</code>	Response Type
000cc ¹	NULL. No operation performed or no matching cache entry
001cc	AutoInv. AutoInvalidation performed on clean unlocked lines with tag parity errors.
010cc	ERROR. Error in processing a snoop request due to TAG parity error.
01100	SYNC. Sync completed, snoop queue synchronized.
100cc	Hit Clean. Matching unlocked cache entry found.
101cc	Hit Dirty. Matching unlocked dirty cache entry found.
110cc	Hit Locked. Matching clean locked cache entry found.
111cc	Hit Dirty Locked. matching dirty locked cache entry found.

NOTES:

¹ cc—Number of collapsed requests. 00 = 0 requests combined, 01 = 2 requests combined, 10 = 3 requests combined, 11 = 4 requests combined.

17.4.3 Snoop queue

NOTE

This section describes the CU snoop queue, which is unrelated to the snoop queue internal to the e200z7d core.

The snoop queue provides a mechanism for queueing and tracking snoop requests. There are two queues—one for tracking requests to each core. The 16-entry queue is loaded in a round-robin fashion. Snoop requests are dispatched FIFO-style. Each entry holds the following information:

- haddr
- hprot
- hmaster
- request ID
- valid bit

Upon detection of global write activity requiring a cache snoop, an entry is loaded in the queue and marked valid. The entry remains valid until confirmation is received from the core that the snoop request has been handled. When the queue is approaching full occupancy, the CU is responsible for issuing a request to all masters to stall subsequent global writes by asserting `stall_gbl_write` to avoid an overflow situation. The CU continues to assert `stall_gbl_write` until there is room in the queue to accept new snoop requests.

17.4.4 Lock Step Mode (LSM) considerations

For integration on safety systems that operate in Lock Step Mode (LSM), there are special considerations for snooping. Since the cores are presumably performing symmetric memory accesses in LSM, the CU ignores global writes from either core, thus preventing the loading of snoop requests in response to core-driven global writes. However, global Nexus writes initiated by either core should continue to be monitored and potentially generate snoop requests even in LSM. Also, global writes initiated by non-processor masters should continue to be monitored and potentially generate snoop requests even in LSM.

17.4.5 Stop mode considerations

There are specific considerations for how the CU should respond when the core(s) enter stop mode.

Consider an example where `p_stop` is asserted for Core_0, indicating a request for Core_0 to enter stop mode. The CU can expect Core_0 to finish processing any outstanding snoop requests before asserting `p_stopped` and entering stop mode, at which point Core_0 ignores any new snoop requests. In preparation for entering stop mode, Core_0 deasserts `cp0_p_snp_rdy` as an indication it will not accept any new snoop requests. Keep in mind the protocol associated with the deassertion of `cp{0,1}_snp_rdy` dictates that the Core_0 can potentially take as many as two more snoop requests following the deassertion of `cp0_snp_rdy`. Since Core_0 is unavailable to respond to any snoop requests once it enters stop mode, coherency can no longer be guaranteed. Accordingly, the CU invalidates any outstanding snoop requests in the corresponding queue. Furthermore, the CU does not load any new requests into the queue in response to global write activity for the duration of time that `p_stop` or `p_stopped` is asserted.

Each core can independently enter stop mode. Accordingly the guidelines described above are honored on a per-core basis. Also, while one core is in stop mode, snooping activity may continue uninterrupted in the other core, assuming it is not in stop mode as well.

17.4.6 Memory synchronization control

17.4.6.1 Memory synchronization request handling

In addition to generating snoop requests to maintain coherency, the CU is responsible for managing the handshaking between the two cores during the execution of an msync instruction. Consider an example where Core_0 is processing an msync instruction. Core_0 waits for all preceding memory accesses to complete, including snoop requests. Core_0 then sends a memory synchronization request to Core_1 by launching p_sync_req_out to be received at Core_1's input port, p_sync_req_in. For this example, this signal is referred to as cp0_p_snp_req_out. See [Table 17-10](#). The CU is responsible for preventing Core_1 from seeing cp0_p_snp_req_out until all outstanding Core_1 snoop requests have been handled. More specifically, the CU must process all Core_1 snoop requests that are outstanding at the time cp0_p_sync_req_out is asserted. Subsequent Core_1 snoop requests beyond the first cycle that cp0_p_sync_req_out is asserted do not have any gating impact on cp0_p_sync_req_out. This ensures all outstanding memory accesses are completed before initiating a synchronization request. Once all outstanding snoop requests are processed, the CU forwards the synchronization request to Core_1 in the form of cp0_p_sync_req_out_qual. The CU continues to assert cp0_p_sync_req_out_qual until an acknowledge is received in the form of cp1_p_sync_ack_out from Core_1. Early negation of cp0_p_sync_req_out by Core_0 may result in Core_1 never seeing assertion of cp0_p_sync_req_out_qual if the CU is still processing outstanding snoop requests when Core_0 negates cp0_p_sync_req_out. The early negation of cp0_p_sync_req_out nullifies any guarantee that the synchronization completed successfully.




Figure 17-10. Synchronization request control

17.4.6.2 Memory synchronization in LSM

When operating in LSM, the CU gates all memory synchronization requests from proceeding to the destination core. Instead, the CU short-circuits the synchronization handshake and provides *cpX_p_sync_ack_out* to the initiating core.

17.5 Timing diagrams




Figure 17-11. Basic snoop request protocol




Figure 17-12. Back-to-back snoop requests to Master 0

Chapter 18

Cross-Trigging Unit (CTU)

18.1 Introduction

In pulse-width modulation (PWM)-driven systems, it is important to schedule the acquisition of the state variables with respect to PWM cycle. State variables are obtained through the following peripherals: ADC, position counter (e.g., quadrature decoder, resolver, and sine-cosine sensor), and PWM duty cycle decoder.

The cross triggering unit (CTU) is intended to completely avoid CPU involvement in the time acquisitions of state variables during the control cycle that can be the PWM cycle, the half PWM cycle, or a number of PWM cycles. In such case the pre-setting of the acquisition times needs to be completed during the previous control cycle, where the actual acquisitions are to be made, and a double-buffered structure for the CTU registers is used, in order to activate the new settings at the beginning of the next control cycle. In addition, four FIFOs inside the CTU are available to store the ADC results.

18.2 Block diagram




Figure 18-1. Cross triggering unit block diagram

18.3 CTU overview

The CTU receives various incoming input signals from different sources (PWM, timers, external pins). An input can be a rising edge, a falling edge, or both edges of each incoming signal. These signals are then processed to generate 8 discrete trigger events. The trigger-generated output can be a pulse, a command (or a stream of consecutive commands for over-sampling support), or both, sent to one or more peripherals (e.g. ADC, timers, and so on).

The CTU interfaces to the following peripherals:

- PWM—13 inputs
- Timers—2 inputs
- GPIO (external signal)—1 input

The 16 input signals are digital signals and the CTU can detect either a rising or a falling edge for each of them. Outputs are driven internally to the on-chip peripherals, and can generate external signals depending on programmatic configuration.

The CTU comprises the following:

- Input signals interface
- User interface (configuration registers, etc.)
- ADC interface
- Timers interface

The block diagram of the CTU is shown in [Figure 18-1](#). The CTU consists of two sub units:

- Trigger generator sub unit (TGS)
- Scheduler sub unit (SU)

The trigger generator sub unit (TGS) handles incoming signals and generates as many as eight trigger events (signals), selecting the active edges to generate the Master Reload Signal (MRS) for each signal. The scheduler sub unit (SU) generates the trigger event output according to the trigger event (signal) that has occurred.

18.4 Memory map and registers description

Different size registers with different accesses are available for this module:

- 32-bit registers: byte access for write operations and 32-bit access for read operation
- 16-bit registers: byte access for write operations and 32-bit access for read operations

If a 32-bit write operation is performed on a 16-bit register, the write operation is performed on the 32 aligned bits. Read operations can be performed only at 32 bits.

[Table 18-1](#) shows the base addresses for the CTU modules. Addresses are the same for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). [Table 18-2](#) lists the CTU registers.

Table 18-1. CTU module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	CTU_0	0xFFE0_C000
Decoupled Parallel Mode (DPM)	CTU_1	0xC3E5_C000

Table 18-2. CTU memory map

Offset from CTU_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Trigger Generator Sub Unit Input Selection Register (TGSISR)	R/W	0x0000_0000	on page 18-6
0x0004	Trigger Generator Sub Unit Control Register (TGSCR)	R/W	0x0000	on page 18-9
0x0006	Trigger 0 Compare Register (T0CR)	R/W	0x0000	on page 18-11
0x0008	Trigger 1 Compare Register (T1CR)	R/W	0x0000	on page 18-11
0x000A	Trigger 2 Compare Register (T2CR)	R/W	0x0000	on page 18-11
0x000C	Trigger 3 Compare Register (T3CR)	R/W	0x0000	on page 18-11
0x000E	Trigger 4 Compare Register (T4CR)	R/W	0x0000	on page 18-11
0x0010	Trigger 5 Compare Register (T5CR)	R/W	0x0000	on page 18-11
0x0012	Trigger 6 Compare Register (T6CR)	R/W	0x0000	on page 18-11
0x0014	Trigger 7 Compare Register (T7CR)	R/W	0x0000	on page 18-11
0x0016	TGS Counter Compare Register (TGSCCR)	R/W	0x0000	on page 18-11
0x0018	TGS Counter Reload Register (TGSCRR)	R/W	0x0000	on page 18-12
0x001A	Reserved			
0x001C	Commands List Control Register 1 (CLCR1)	R/W	0x0000_0000	on page 18-12
0x0020	Commands List Control Register 2 (CLCR2)	R/W	0x0000_0000	on page 18-13
0x0024	Trigger Handler Control Register 1 (THCR1)	R/W	0x0000_0000	on page 18-13
0x0028	Trigger Handler Control Register 2 (THCR2)	R/W	0x0000_0000	on page 18-16
0x002C	Commands List Register 1 (CLR1)	R/W	0x0000	on page 18-19
0x002E	Commands List Register 2 (CLR2)	R/W	0x0000	on page 18-19
0x0030	Commands List Register 3 (CLR3)	R/W	0x0000	on page 18-19
0x0032	Commands List Register 4 (CLR4)	R/W	0x0000	on page 18-19
0x0034	Commands List Register 5 (CLR5)	R/W	0x0000	on page 18-19
0x0036	Commands List Register 6 (CLR6)	R/W	0x0000	on page 18-19
0x0038	Commands List Register 7 (CLR7)	R/W	0x0000	on page 18-19
0x003A	Commands List Register 8 (CLR8)	R/W	0x0000	on page 18-19
0x003C	Commands List Register 9 (CLR9)	R/W	0x0000	on page 18-19
0x003E	Commands List Register 10 (CLR10)	R/W	0x0000	on page 18-19
0x0040	Commands List Register 11 (CLR11)	R/W	0x0000	on page 18-19
0x0042	Commands List Register 12 (CLR12)	R/W	0x0000	on page 18-19
0x0044	Commands List Register 13 (CLR13)	R/W	0x0000	on page 18-19
0x0046	Commands List Register 14 (CLR14)	R/W	0x0000	on page 18-19

Table 18-2. CTU memory map (continued)

Offset from CTU_BASE	Register	Access ¹	Reset Value ²	Location
0x0048	Commands List Register 15 (CLR15)	R/W	0x0000	on page 18-19
0x004A	Commands List Register 16 (CLR16)	R/W	0x0000	on page 18-19
0x004C	Commands List Register 17 (CLR17)	R/W	0x0000	on page 18-19
0x004E	Commands List Register 18 (CLR18)	R/W	0x0000	on page 18-19
0x0050	Commands List Register 19 (CLR19)	R/W	0x0000	on page 18-19
0x0052	Commands List Register 20 (CLR20)	R/W	0x0000	on page 18-19
0x0054	Commands List Register 21 (CLR21)	R/W	0x0000	on page 18-19
0x0056	Commands List Register 22 (CLR22)	R/W	0x0000	on page 18-19
0x0058	Commands List Register 23 (CLR23)	R/W	0x0000	on page 18-19
0x005A	Commands List Register 24 (CLR24)	R/W	0x0000	on page 18-19
0x005C–0x006B	Reserved			
0x006C	FIFO DMA Control Register (FDCR)	R/W	0x0000_0000	on page 18-21
0x0070	FIFO Control Register (FCR)	R/W	0x0000_0000	on page 18-22
0x0074	FIFO Threshold Register (FTH)	R/W	0x0000_0000	on page 18-24
0x0078–0x007B	Reserved			
0x007C	FIFO Status Register (FST)	R/W	0x0000_0000	on page 18-24
0x0080	FIFO Right Aligned Data Register 0 (FR0)	R	0x0000_0000	on page 18-26
0x0084	FIFO Right Aligned Data Register 1 (FR1)	R	0x0000_0000	on page 18-26
0x0088	FIFO Right Aligned Data Register 2 (FR2)	R	0x0000_0000	on page 18-26
0x008C	FIFO Right Aligned Data Register 3 (FR3)	R	0x0000_0000	on page 18-26
0x0090–0x009F	Reserved			
0x00A0	FIFO Signed Left Aligned Data Register 0 (FI0)	R	0x0000_0000	on page 18-27
0x00A4	FIFO Signed Left Aligned Data Register 1 (FL1)	R	0x0000_0000	on page 18-27
0x00A8	FIFO Signed Left Aligned Data Register 2 (FL2)	R	0x0000_0000	on page 18-27
0x00AC	FIFO Signed Left Aligned Data Register 3 (FL3)	R	0x0000_0000	on page 18-27
0x00B0–0x00BF	Reserved			
0x00C0	Cross Triggering Unit Error Flag Register (CTUEFR)	R/W	0x0000	on page 18-27
0x00C2	Cross Triggering Unit Interrupt Flag Register (CTUIFR)	R/W	0x0000	on page 18-29
0x00C4	Cross Triggering Unit Interrupt Register (CTUIR)	R/W	0x0000	on page 18-30
0x00C6	Control On-Time Register (COTR)	R/W	0x0000	on page 18-31
0x00C8	Cross Triggering Unit Control Register (CTUCR)	R/W	0x0000	on page 18-32
0x00CA	Cross Triggering Unit Digital Filter (CTUDF)	R/W	0x0000	on page 18-34

Table 18-2. CTU memory map (continued)

Offset from CTU_BASE	Register	Access ¹	Reset Value ²	Location
0x00CC	Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)	R/W	0xFFFF	on page 18-34
0x00CE	Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)	R/W	0xFFFF	on page 18-34
0x00D0	Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)	R/W	0x0000	on page 18-35
0x00CE–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

Table 18-3. CTU Register Buffering and Synchronization

Address offset	Register	Double-buffered	Synchronization
TGS Registers			
0x0000	TGSISR — Trigger Generator Sub Unit Input Selection Register	Yes	TGSISR_RE
0x0004	TGSCR — Trigger Generator Sub Unit Control Register	Yes	MRS
0x0006	T0CR — Trigger 0 Compare Register	Yes	MRS
0x0008	T1CR — Trigger 1 Compare Register	Yes	MRS
0x000A	T2CR — Trigger 2 Compare Register	Yes	MRS
0x000C	T3CR — Trigger 3 Compare Register	Yes	MRS
0x000E	T4CR — Trigger 4 Compare Register	Yes	MRS
0x0010	T5CR — Trigger 5 Compare Register	Yes	MRS
0x0012	T6CR — Trigger 6 Compare Register	Yes	MRS
0x0014	T7CR — Trigger 7 Compare Register	Yes	MRS
0x0016	TGSCCR — TGS Counter Compare Register	Yes	MRS
0x0018	TGSCRR — TGS Counter Reload Register	Yes	MRS
SU Registers			
0x001C	CLCR1 — Commands List Control Register 1	Yes	MRS
0x0020	CLCR2 — Commands List Control Register 2	Yes	MRS
0x0024	THCR1 — Trigger Handler Control Register 1	Yes	MRS
0x0028	THCR2 — Trigger Handler Control Register 2	Yes	MRS

Table 18-3. CTU Register Buffering and Synchronization (continued)

Address offset	Register	Double-buffered	Synchronization
0x002C ... 0x005A	CLR _x — Commands List Register x ($x = 1, \dots, 24$)	Yes	MRS
CTU Registers			
0x00C0	CTUEFR — Cross Triggering Unit Error Flag Register	NO	—
0x00C2	CTUIFR — Cross Triggering Unit Interrupt Flag Register	NO	—
0x00C4	CTUIR — Cross Triggering Unit Interrupt Register	NO	—
0x00C6	COTR — Control ON-Time Register	Yes	MRS
0x00C8	CTUCR — Cross Triggering Unit Control Register	NO	—
0x00CA	CTUDF — Cross Triggering Unit Digital Filter	Yes	DFE
0x00CC	CTUPCR — Cross Triggering Unit Power Control Register	NO	—
FIFO Registers			
0x006C	FDCR — FIFO DMA Control Register	NO	—
0x0070	FCR — FIFO Control Register	NO	—
0x0074	FTH — FIFO Threshold	NO	—
0x007C	FST — FIFO Status Register	NO	—
0x0080	FR0 — FIFO Right aligned data 0	NO	—
0x0084	FR1 — FIFO Right aligned data 1	NO	—
0x0088	FR2 — FIFO Right aligned data 2	NO	—
0x008C	FR3 — FIFO Right aligned data 3	NO	—
0x00A0	FL0 — FIFO Left aligned data 0	NO	—
0x00A4	FL1 — FIFO Left aligned data 1	NO	—
0x00A8	FL2 — FIFO Left aligned data 2	NO	—
0x00AC	FL3 — FIFO Left aligned data 3	NO	—

18.4.1 Register description

18.4.1.1 Trigger Generator Sub Unit Input Selection Register (TGSISR)

The Trigger Generator Sub Unit Input Selection Register (TGSISR) selects the input conditions that cause a Master Reload Signal (MRS) to be generated.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	I15_	I15_	I14_	I14_	I13_	I13_	I12_	I12_	I11_	I11_	I10_	I10_	I9_	I9_	I8_	I8_
W	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	I7_	I7_	I6_	I6_	I5_	I5_	I4_	I4_	I3_	I3_	I2_	I2_	I1_	I1_	I0_	I0_
W	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE	FE	RE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-2. Trigger Generator Sub Unit Input Selection Register (TGSISR)

Table 18-4. TGSISR field descriptions

Field	Description
I15_FE	Input 15 — GPIO falling edge enable 0 Disabled. 1 Enabled.
I15_RE	Input 15 — GPIO rising edge enable 0 Disabled. 1 Enabled.
I14_FE	Input 14 — eTimer_2 falling edge enable 0 Disabled. 1 Enabled.
I14_RE	Input 14 — eTimer_2 rising edge enable 0 Disabled. 1 Enabled.
I13_FE	Input 13 — eTimer_1 falling edge enable 0 Disabled. 1 Enabled.
I13_RE	Input 13 — eTimer_1 rising edge enable 0 Disabled. 1 Enabled.
I12_FE	Input 12 — Real PWM Channel 3 falling edge enable 0 Disabled. 1 Enabled.
I12_RE	Input 12 — Real PWM Channel 3 rising edge enable 0 Disabled. 1 Enabled.
I11_FE	Input 11 — Real PWM Channel 2 falling edge enable 0 Disabled. 1 Enabled.
I11_RE	Input 11 — Real PWM Channel 2 rising edge enable 0 Disabled. 1 Enabled.

Table 18-4. TGSISR field descriptions (continued)

Field	Description
I10_FE	Input 10 — Real PWM Channel 1 falling edge enable 0 Disabled. 1 Enabled.
I10_RE	Input 10 — Real PWM Channel 1 rising edge enable 0 Disabled. 1 Enabled.
I9_FE	Input 9 — Real PWM Channel 0 falling edge enable 0 Disabled. 1 Enabled.
I9_RE	Input 9 — Real PWM Channel 0 rising edge enable 0 Disabled. 1 Enabled.
I8_FE	Input 8 — PWM Channel 3 even falling edge enable 0 Disabled. 1 Enabled.
I8_RE	Input 8 — PWM Channel 3 even rising edge enable 0 Disabled. 1 Enabled.
I7_FE	Input 7 — PWM Channel 2 even falling edge enable 0 Disabled. 1 Enabled.
I7_RE	Input 7 — PWM Channel 2 even rising edge enable 0 Disabled. 1 Enabled.
I6_FE	Input 6 — PWM Channel 1 even falling edge enable 0 Disabled. 1 Enabled.
I6_RE	Input 6 — PWM Channel 1 even rising edge enable 0 Disabled. 1 Enabled.
I5_FE	Input 5 — PWM Channel 0 even falling edge enable 0 Disabled. 1 Enabled.
I5_RE	Input 5 — PWM Channel 0 even rising edge enable 0 Disabled. 1 Enabled.
I4_FE	Input 4 — PWM Channel 3 odd falling edge enable 0 Disabled. 1 Enabled.
I4_RE	Input 4 — PWM Channel 3 odd rising edge enable 0 Disabled. 1 Enabled.

Table 18-4. TGSISR field descriptions (continued)

Field	Description
I3_FE	Input 3 — PWM Channel 2 odd falling edge enable 0 Disabled. 1 Enabled.
I3_RE	Input 3 — PWM Channel 2 odd rising edge enable 0 Disabled. 1 Enabled.
I2_FE	Input 2 — PWM Channel 1 odd falling edge enable 0 Disabled. 1 Enabled.
I2_RE	Input 2 — PWM Channel 1 odd rising edge enable 0 Disabled. 1 Enabled.
I1_FE	Input 1 — PWM Channel 0 odd falling edge enable 0 Disabled. 1 Enabled.
I1_RE	Input 1 — PWM Channel 0 odd rising edge enable 0 Disabled. 1 Enabled.
I0_FE	Input 0 — PWM Reload falling edge enable 0 Disabled. 1 Enabled.
I0_RE	Input 0 — PWM Reload rising edge enable 0 Disabled. 1 Enabled.

18.4.1.2 Trigger Generator Sub Unit Control Register (TGSCR)

The Trigger Generator Sub Unit Control Register (TGSCR) sets a number of controls for CTU operation.




Figure 18-3. Trigger Generator Sub Unit Control Register (TGSCR)

Table 18-5. TGSCR field descriptions

Field	Description
ET_TM	This bit is used to enable toggle mode for external trigger. 0 Toggle mode is disabled. 1 Toggle mode is enabled.
PRES	TGS and SU prescaler selection bits. This bitfield is the prescaler for the counter clock. 00 Divide by 1. 01 Divide by 2. 10 Divide by 3. 11 Divide by 4.
MRS_SM	Master Reload Signal (MRS) Selection in Sequential Mode. When the CTU is configured in sequential mode, this bitfield selects the event that causes the Master Reload Signal. See Table 18-6 .
TGS_M	Trigger Generator Sub Unit Mode 0 Triggered mode is selected. 1 Sequential mode is selected.

Table 18-6. MRS_SM encoding

Value		Description	Value		Description
Dec	Bin		Dec	Bin	
0	00000	PWM Reload rising edge enable	16	10000	PWM Channel 3 even rising edge enable
1	00001	PWM Reload falling edge enable	17	10001	PWM Channel 3 even falling edge enable
2	00010	PWM Channel 0 odd rising edge enable	18	10010	Real PWM Channel 0 rising edge enable
3	00011	PWM Channel 0 odd falling edge enable	19	10011	Real PWM Channel 0 falling edge enable
4	00100	PWM Channel 1 odd rising edge enable	20	10100	Real PWM Channel 1 rising edge enable
5	00101	PWM Channel 1 odd falling edge enable	21	10101	Real PWM Channel 1 falling edge enable
6	00110	PWM Channel 2 odd rising edge enable	22	10110	Real PWM Channel 2 rising edge enable
7	00111	PWM Channel 2 odd falling edge enable	23	10111	Real PWM Channel 2 falling edge enable
8	01000	PWM Channel 3 odd rising edge enable	24	11000	Real PWM Channel 3 rising edge enable
9	01001	PWM Channel 3 odd falling edge enable	25	11001	Real PWM Channel 3 falling edge enable
10	01010	PWM Channel 0 even rising edge enable	26	11010	eTimer_1 rising edge enable
11	01011	PWM Channel 0 even falling edge enable	27	11011	eTimer_1 falling edge enable
12	01100	PWM Channel 1 even rising edge enable	28	11100	eTimer_2 rising edge enable
13	01101	PWM Channel 1 even falling edge enable	29	11101	eTimer_2 falling edge enable
14	01110	PWM Channel 2 even rising edge enable	30	11110	GPIO rising edge enable
15	01111	PWM Channel 2 even falling edge enable	31	11111	GPIO falling edge enable

18.4.1.3 Trigger x Compare Register (TxCR)

The Trigger x Compare Registers (TxCR) contain the values that are compared with a counter value to generate triggers for the scheduler subunits.




Figure 18-4. Trigger x Compare Register (TxCR)

Table 18-7. TxCR field descriptions

Field	Description
TxCRV	Trigger x Compare Register Value

18.4.1.4 TGS Counter Compare Register (TGSCCR)

The TGS Counter Compare Register (TGSCCR) provides the value that is compared to the counter.




Figure 18-5. TGS Counter Compare Register (TGSCCR)

Table 18-8. TGSCCR field descriptions

Field	Description
TGSCCV	TGS Counter Compare Value

18.4.1.5 TGS Counter Reload Register (TGRCCR)

The TGS Counter Reload Register (TGRCCR) provides the value that is loaded into the counter each time the counter is started or restarted.




Figure 18-6. TGS counter reload register (TGRCCR)

Table 18-9. TGRCCR field descriptions

Field	Description
TGSCRV	TGS Counter Reload Value

18.4.1.6 Commands List Control Register 1 (CLCR1)

The Commands List Control Register 1 (CLCR1) contains the command to be sent when a specified trigger is generated. CLCR1 and CLCR2 are functionally the same, but specify commands for a different trigger set.




Figure 18-7. Commands List Control Register 1 (CLCR1)

Table 18-10. CLCR1 field descriptions

Field	Description
T3_INDEX	Trigger 3 Commands List first command address
T2_INDEX	Trigger 2 Commands List first command address
T1_INDEX	Trigger 1 Commands List first command address
T0_INDEX	Trigger 0 Commands List first command address

18.4.1.7 Commands List Control Register 2 (CLCR2)

The Commands List Control Register 2 (CLCR2) contains the command to be sent when a specified trigger is generated. CLCR1 and CLCR2 are functionally the same, but specify commands for a different trigger set.




Figure 18-8. Commands List Control Register 2 (CLCR2)

Table 18-11. CLCR2 field descriptions

Field	Description
T7_INDEX	Trigger 7 Commands List first command address
T6_INDEX	Trigger 6 Commands List first command address
T5_INDEX	Trigger 5 Commands List first command address
T4_INDEX	Trigger 4 Commands List first command address

18.4.1.8 Trigger Handler Control Register 1 (THCR1)

The Trigger Handler Control Register 1 (THCR1) enables sending a trigger pulse to another module, such as a timer or the ADC. THCR1 and THCR2 are functionally the same, but specify different triggers.

See [Figure 18-29](#) for more information.




Figure 18-9. Trigger Handler Control Register 1 (THCR1)

Table 18-12. THCR1 field descriptions

Field	Description
T3_E	Trigger 3 enable. Enables all available outputs for Trigger 3. 0 Disabled. 1 Enabled.
T3_ETE	Trigger 3 External Trigger output enable. Enables EXT_TRG (shown in Figure 18-29). 0 Disabled. 1 Enabled.
T3_T4E	Trigger 3 Timer 4 output enable. No internal or external connection. 0 Disabled. 1 Enabled.
T3_T3E	Trigger 3 Timer 3 output enable. On CTU_0, enables ETIMER3_TRG (shown in Figure 18-29) to drive the eTimer2_AUX2 input. On CTU_1, enables ETIMER3_TRG to drive the eTimer 1_AUX3 input. 0 Disabled. 1 Enabled.
T3_T2E	Trigger 3 Timer 2 output enable. On CTU_0, enables ETIMER2_TRG (shown in Figure 18-29) to drive the eTimer1_AUX0 input. On CTU_1, enables ETIMER2_TRG to drive the eTimer 2_AUX1 input. 0 Disabled. 1 Enabled.
T3_T1E	Trigger 3 Timer 1 output enable. On CTU_0, enables ETIMER1_TRG (shown in Figure 18-29) to drive the eTimer0_AUX0 input. On CTU_1, enables ETIMER1_TRG to drive the eTimer 2_AUX0 input. 0 Disabled. 1 Enabled.
T3_ADCE	Trigger 3 ADC command output enable 0 Disabled. 1 Enabled.
T2_E	Trigger 2 enable. Enables all available outputs for Trigger 2. 0 Disabled. 1 Enabled.
T2_ETE	Trigger 2 External Trigger output enable. Enables EXT_TRG (shown in Figure 18-29). 0 Disabled. 1 Enabled.
T2_T4E	Trigger 2 Timer 4 output enable. No internal or external connection. 0 Disabled. 1 Enabled.
T2_T3E	Trigger 2 Timer 3 output enable. On CTU_0, enables ETIMER3_TRG (shown in Figure 18-29) to drive the eTimer 2_AUX2 input. On CTU_1, enables ETIMER3_TRG to drive the eTimer 1_AUX3 input. 0 Disabled. 1 Enabled.
T2_T2E	Trigger 2 Timer 2 output enable. On CTU_0, enables ETIMER2_TRG (shown in Figure 18-29) to drive the eTimer1_AUX0 input. On CTU_1, enables ETIMER2_TRG to drive the eTimer 2_AUX1 input. 0 Disabled. 1 Enabled.

Table 18-12. THCR1 field descriptions (continued)

Field	Description
T2_T1E	Trigger 2 Timer 1 output enable. On CTU_0, enables ETIMER1_TRG (shown in Figure 18-29) to drive the eTimer0_AUX0 input. On CTU_1, enables ETIMER1_TRG to drive the eTimer 2_AUX0 input. 0 Disabled. 1 Enabled.
T2_ADCE	Trigger 2 ADC command output enable 0 Disabled. 1 Enabled.
T1_E	Trigger 1 enable. Enables all available outputs for Trigger 1. 0 Disabled. 1 Enabled.
T1_ETE	Trigger 1 External Trigger output enable. Enables EXT_TRG (shown in Figure 18-29). 0 Disabled. 1 Enabled.
T1_T4E	Trigger 1 Timer 4 output enable. No internal or external connection. 0 Disabled. 1 Enabled.
T1_T3E	Trigger 1 Timer 3 output enable. On CTU_0, enables ETIMER3_TRG (shown in Figure 18-29) to drive the eTimer 2_AUX2 input. On CTU_1, enables ETIMER3_TRG to drive the eTimer 1_AUX3 input. 0 Disabled. 1 Enabled.
T1_T2E	Trigger 1 Timer 2 output enable. On CTU_0, enables ETIMER2_TRG (shown in Figure 18-29) to drive the eTimer1_AUX0 input. On CTU_1, enables ETIMER2_TRG to drive the eTimer 2_AUX1 input. 0 Disabled. 1 Enabled.
T1_T1E	Trigger 1 Timer 1 output enable. On CTU_0, enables ETIMER1_TRG (shown in Figure 18-29) to drive the eTimer0_AUX0 input. On CTU_1, enables ETIMER1_TRG to drive the eTimer 2_AUX0 input. 0 Disabled. 1 Enabled.
T1_ADCE	Trigger 1 ADC command output enable 0 Disabled. 1 Enabled.
T0_E	Trigger 0 enable. Enables all available outputs for Trigger 0. 0 Disabled. 1 Enabled.
T0_ETE	Trigger 0 External Trigger output enable. Enables EXT_TRG (shown in Figure 18-29). 0 Disabled. 1 Enabled.
T0_T4E	Trigger 0 Timer 4 output enable. No internal or external connection. 0 Disabled. 1 Enabled.

Table 18-12. THCR1 field descriptions (continued)

Field	Description
T0_T3E	Trigger 0 Timer 3 output enable. On CTU_0, enables ETIMER3_TRG (shown in Figure 18-29) to drive the eTimer 2_AUX2 input. On CTU_1, enables ETIMER3_TRG to drive the eTimer 1_AUX3 input. 0 Disabled. 1 Enabled.
T0_T2E	Trigger 0 Timer 2 output enable. On CTU_0, enables ETIMER2_TRG (shown in Figure 18-29) to drive the eTimer1_AUX0 input. On CTU_1, enables ETIMER2_TRG to drive the eTimer 2_AUX1 input. 0 Disabled. 1 Enabled.
T0_T1E	Trigger 0 Timer 1 output enable. On CTU_0, enables ETIMER1_TRG (shown in Figure 18-29) to drive the eTimer0_AUX0 input. On CTU_1, enables ETIMER1_TRG to drive the eTimer 2_AUX0 input. 0 Disabled. 1 Enabled.
T0_ADCE	Trigger 0 ADC command output enable 0 Disabled. 1 Enabled.

18.4.1.9 Trigger Handler Control Register 2 (THCR2)

The Trigger Handler Control Register 2 (THCR2) enables sending a trigger pulse to another module, such as a timer or the ADC. THCR1 and THCR2 are functionally the same, but specify different triggers.

See [Figure 18-29](#) for more information.

Address: Base + 0x0028

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	T7_	T7_	T7_	T7_	T7_	T7_	T7_	0	T6_	T6_	T6_	T6_	T6_	T6_	T6_
W		E	ETE	T4E	T3E	T2E	T1E	ADCE		E	ETE	T4E	T3E	T2E	T1E	ADCE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	T5_	T5_	T5_	T5_	T5_	T5_	T5_	0	T4_	T4_	T4_	T4_	T4_	T4_	T4_
W		E	ETE	T4E	T3E	T2E	T1E	ADCE		E	ETE	T4E	T3E	T2E	T1E	ADCE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-10. Trigger Handler Control Register 2 (THCR2)

Table 18-13. THCR2 field descriptions

Field	Description
T7_E	Trigger 7 enable 0 Disabled. 1 Enabled.
T7_ETE	Trigger 7 External Trigger output enable 0 Disabled. 1 Enabled.
T7_T4E	Trigger 7 Timer 4 output enable 0 Disabled. 1 Enabled.
T7_T3E	Trigger 7 Timer 3 output enable 0 Disabled. 1 Enabled.
T7_T2E	Trigger 7 Timer 2 output enable 0 Disabled. 1 Enabled.
T7_T1E	Trigger 7 Timer 1 output enable 0 Disabled. 1 Enabled.
T7_ADCE	Trigger 7 ADC command output enable 0 Disabled. 1 Enabled.
T6_E	Trigger 6 enable 0 Disabled. 1 Enabled.
T6_ETE	Trigger 6 External Trigger output enable 0 Disabled. 1 Enabled.
T6_T4E	Trigger 6 Timer 4 output enable 0 Disabled. 1 Enabled.
T6_T3E	Trigger 6 Timer 3 output enable 0 Disabled. 1 Enabled.
T6_T2E	Trigger 6 Timer 2 output enable 0 Disabled. 1 Enabled.
T6_T1E	Trigger 6 Timer 1 output enable 0 Disabled. 1 Enabled.
T6_ADCE	Trigger 6 ADC command output enable 0 Disabled. 1 Enabled.

Table 18-13. THCR2 field descriptions (continued)

Field	Description
T5_E	Trigger 5 enable 0 Disabled. 1 Enabled.
T5_ETE	Trigger 5 External Trigger output enable 0 Disabled. 1 Enabled.
T5_T4E	Trigger 5 Timer 4 output enable 0 Disabled. 1 Enabled.
T5_T3E	Trigger 5 Timer 3 output enable 0 Disabled. 1 Enabled.
T5_T2E	Trigger 5 Timer 2 output enable 0 Disabled. 1 Enabled.
T5_T1E	Trigger 5 Timer 1 output enable 0 Disabled. 1 Enabled.
T5_ADCE	Trigger 5 ADC command output enable 0 Disabled. 1 Enabled.
T4_E	Trigger 4 enable 0 Disabled. 1 Enabled.
T4_ETE	Trigger 4 External Trigger output enable 0 Disabled. 1 Enabled.
T4_T4E	Trigger 4 Timer 4 output enable 0 Disabled. 1 Enabled.
T4_T3E	Trigger 4 Timer 3 output enable 0 Disabled. 1 Enabled.
T4_T2E	Trigger 4 Timer 2 output enable 0 Disabled. 1 Enabled.
T4_T1E	Trigger 4 Timer 1 output enable 0 Disabled. 1 Enabled.
T4_ADCE	Trigger 4 ADC command output enable 0 Disabled. 1 Enabled.

18.4.1.10 Commands List Register x (CLR_x)

The ADC commands list registers (CLR_x) provide for two different types of commands:

- Channel conversion commands
- Self-test commands

When used for channel conversion commands, CLR_x has two formats. Figure 18-11 shows the CLR_x in single conversion mode. Figure 18-12 shows the CLR_x in dual conversion mode. The CMS bit selects the mode. When CMS = 0, CLR_x is in single conversion mode (Figure 18-11). When CMS = 1, CLR_x is in dual conversion mode (Figure 18-12). Table 18-16 lists the addresses for CLR_x.

Address: See Table 18-16. Access: User read/write




Figure 18-11. Commands List Register x (CLR_x)—Single conversion mode

Address: See Table 18-16. Access: User read/write




Figure 18-12. Commands List Register x (CLR_x)—Dual conversion mode

Table 18-14. CLR_x field descriptions (channel conversion commands)

Field	Description
CIR	Command Interrupt Request bit 0 Disabled. 1 Enabled.
LC	Last command bit 0 Not last. 1 Last.
CMS	Conversion mode selection 0 Single conversion mode. See Figure 18-11. 1 Dual conversion mode. See Figure 18-12.
FIFO	FIFO for ADC unit A/B.
ST	Self-test mode Note: When CMS = 1, this bit is combined with the CH_B field.
SU	Selection Unit bit (Single conversion mode only. See Figure 18-11.) 0 ADC unit A selected. 1 ADC unit B selected.
CH	ADC unit channel number (Single conversion mode only. See Figure 18-11.)

Table 18-14. CLR_x field descriptions (channel conversion commands) (continued)

Field	Description
CH_B	ADC unit B channel number (Dual conversion mode only. See Figure 18-12 .)
CH_A	ADC unit A channel number (Dual conversion mode only. See Figure 18-12 .)

When used for self-test commands, CLR_x has two formats. [Figure 18-11](#) shows the CLR_x in single conversion mode. [Figure 18-12](#) shows the CLR_x in dual conversion mode. The CMS bit selects the mode. When CMS = 0, CLR_x is in single conversion mode ([Figure 18-11](#)). When CMS = 1, CLR_x is in dual conversion mode ([Figure 18-12](#)). [Table 18-16](#) lists the addresses for CLR_x.




Figure 18-13. Commands List Register x (CLR_x)—Self-test commands

Table 18-15. CLR_x field descriptions (self-test commands)

Field	Description
CIR	Command Interrupt Request bit 0 Disabled. 1 Enabled.
LC	Last command bit 0 Not last. 1 Last.
ST1	Self-test mode 1. Note: This bit must be 0 to send a self-test command.
CMS	Conversion mode selection 0 Single conversion mode. See Figure 18-11 . 1 Dual conversion mode. See Figure 18-12 .
SU	Selection Unit bit 0 ADC unit A selected. 1 ADC unit B selected.
ST0	Self-test mode 0 Note: This bit must be 1 to send a self-test command.
ALG	Algorithm scheduled 00 Algorithm S. 01 Algorithm RC. 10 Algorithm C. 11 Full algorithm (S + RC + C).
BSIZE	Burst size of the algorithm iteration. 0 Single step execution. <i>n</i> N + 1 step execution with one trigger.

Table 18-16. CLR_x Addresses¹

Register	Address	Register	Address	Register	Address	Register	Address
CLR1	0x002C	CLR7	0x0038	CLR13	0x0044	CLR19	0x0050
CLR2	0x002E	CLR8	0x003A	CLR14	0x0046	CLR20	0x0052
CLR3	0x0030	CLR9	0x003C	CLR15	0x0048	CLR21	0x0054
CLR4	0x0032	CLR10	0x003E	CLR16	0x004A	CLR22	0x0056
CLR5	0x0034	CLR11	0x0040	CLR17	0x004C	CLR23	0x0058
CLR6	0x0036	CLR12	0x0042	CLR18	0x004E	CLR24	0x005A

NOTES:

¹ Offset from CTU module base.

18.4.1.11 FIFO DMA Control Register (FDCR)

The FIFO DMA Control Register (FDCR) controls the DMA and the EMPTY interrupts for the FIFO.

Address: Base + 0x006C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	EMPTY_clear 3	EMPTY_clear 2	EMPTY_clear 1	EMPTY_clear 0	0	0	0	0	DE3	DE2	DE1	DE0
W					w1c	w1c	w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-14. FIFO DMA Control Register (FDCR)

Table 18-17. FDCR field descriptions

Name	Description
EMPTY_clear _n	These bits reset the interrupt related to the empty flag bits (FST[EMP _x]) even if the FIFO is still empty. These bits are set by hardware with a positive edge on the empty flag, and are cleared by writing 1 in this field or writing data to the FIFO.
DE _n	These bits enable DMA for the FIFO _n .

18.4.1.12 FIFO Control Register (FCR)

The FIFO Control Register (FCR) enables the FIFO interrupts.

Address: Base + 0x0070

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OR_EN3	OF_EN3	EMPTY_EN3	FULL_EN3	OR_EN2	OF_EN2	EMPTY_EN2	FULL_EN2	OR_EN1	OF_EN1	EMPTY_EN1	FULL_EN1	OR_EN0	OF_EN0	EMPTY_EN0	FULL_EN0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-15. FIFO Control Register (FCR)

Table 18-18. FCR field descriptions

Field	Description
OR_EN3	FIFO 3 overrun interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OF_EN3	FIFO 3 threshold overflow interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
EMPTY_EN3	FIFO 3 empty interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
FULL_EN3	FIFO 3 full interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OR_EN2	FIFO 2 overrun interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OF_EN2	FIFO 2 threshold overflow interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
EMPTY_EN2	FIFO 2 empty interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
FULL_EN2	FIFO 2 Full interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OR_EN1	FIFO 1 overrun interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OF_EN1	FIFO 1 threshold overflow interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 18-18. FCR field descriptions (continued)

Field	Description
EMPTY_EN1	FIFO 1 empty interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
FULL_EN1	FIFO 1 full interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OR_EN0	FIFO 0 overrun interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
OF_EN0	FIFO 0 threshold overflow interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
EMPTY_EN0	FIFO 0 empty interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.
FULL_EN0	FIFO 0 full interrupt enable 0 Interrupt is disabled. 1 Interrupt is enabled.

18.4.1.13 FIFO Threshold Register (FTH)

The FIFO Threshold Register (FTH) defines the thresholds at which the FIFOs generate an interrupt when the number of elements in a FIFO exceeds the values present in this register.

Address: Base + 0x0074

Access: User read/write




Figure 18-16. FIFO Threshold Register (FTH)

Table 18-19. FTX field descriptions

Field	Description
TH3	FIFO 3 threshold
TH2	FIFO 2 threshold
TH1	FIFO 1 threshold

Table 18-19. FTX field descriptions (continued)

Field	Description
TH0	FIFO 0 threshold

18.4.1.14 FIFO Status Register (FST)

The FIFO Status Register (FST) provides status bits for the FIFOs.

Address: Base + 0x007C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OR3	OF3	EMP3	FULL3	OR2	OF2	EMP2	FULL2	OR1	OF1	EMP1	FULL1	OR0	OF0	EMP0	FULL0
W	w1c				w1c				w1c				w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-17. FIFO Status Register (FST)

Table 18-20. FST field descriptions

Field	Description
OR3	FIFO 3 overrun interrupt flag. This bit is set to 1 if a write operation occurs when the corresponding FIFO full flag (FST[FULL3]) is set. Write a 1 to this bit to clear it. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OF3	FIFO 3 threshold overflow interrupt flag. This bit is set to 1 if the number of words in FIFO 3 is higher than the value set in the FIFO Threshold Register (FTH[TH3]). 0 Interrupt has not occurred. 1 Interrupt has occurred.
EMP3	FIFO 3 empty interrupt flag. This bit is set to 1 if the FIFO 3 is empty. 0 Interrupt has not occurred. 1 Interrupt has occurred.
FULL3	FIFO 3 full interrupt flag. This bit is set to 1 if the FIFO 3 is full. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OR2	FIFO 2 overrun interrupt flag. This bit is set to 1 if a write operation occurs when the corresponding FIFO full flag (FST[FULL2]) is set. Write a 1 to this bit to clear it. 0 Interrupt has not occurred. 1 Interrupt has occurred.

Table 18-20. FST field descriptions (continued)

Field	Description
OF2	FIFO 2 threshold overflow interrupt flag. This bit is set to 1 if the number of words in FIFO 2 is higher than the value set in the FIFO Threshold Register (FTH[TH2]). 0 Interrupt has not occurred. 1 Interrupt has occurred.
EMP2	FIFO 2 empty interrupt flag. This bit is set to 1 if the FIFO 2 is empty. 0 Interrupt has not occurred. 1 Interrupt has occurred.
FULL2	FIFO 2 full interrupt flag. This bit is set to 1 if the FIFO 2 is full. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OR1	FIFO 1 overrun interrupt flag. This bit is set to 1 if a write operation occurs when the corresponding FIFO full flag (FST[FULL1]) is set. Write a 1 to this bit to clear it. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OF1	FIFO 1 threshold overflow interrupt flag. This bit is set to 1 if the number of words in FIFO 1 is higher than the value set in the FIFO Threshold Register (FTH[TH1]). 0 Interrupt has not occurred. 1 Interrupt has occurred.
EMP1	FIFO 1 empty interrupt flag. This bit is set to 1 if the FIFO 1 is empty. 0 Interrupt has not occurred. 1 Interrupt has occurred.
FULL1	FIFO 1 full interrupt flag. This bit is set to 1 if the FIFO 1 is full. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OR0	FIFO 0 overrun interrupt flag. This bit is set to 1 if a write operation occurs when the corresponding FIFO full flag (FST[FULL0]) is set. Write a 1 to this bit to clear it. 0 Interrupt has not occurred. 1 Interrupt has occurred.
OF0	FIFO 0 threshold overflow interrupt flag. This bit is set to 1 if the number of words in FIFO 0 is higher than the value set in the FIFO Threshold Register (FTH[TH0]). 0 Interrupt has not occurred. 1 Interrupt has occurred.
EMP0	FIFO 0 empty interrupt flag. This bit is set to 1 if the FIFO 0 is empty. 0 Interrupt has not occurred. 1 Interrupt has occurred.
FULL0	FIFO 0 full interrupt flag. This bit is set to 1 if the FIFO 0 is full. 0 Interrupt has not occurred. 1 Interrupt has occurred.

18.4.1.15 FIFO Right-Aligned Data x Register (FRx)

The FIFO Right-Aligned Data x Registers (FR x) store data coming from the ADC.

Address: Base + 0x0080 (FR0)				Base + 0x0088 (FR2)				Base + 0x0084 (FR1)				Base + 0x008C (FR3)				Access: User read-only			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R	0	0	0	0	0	0	0	0	0	0	0	ADC	N_CH						
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
R	0	0	0	0	DATA														
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Figure 18-18. FIFO Right-aligned Data x Register (FRx)

Table 18-21. FRx field descriptions

Field	Description
ADC	This bit indicates from which ADC the data is coming. For CTU_0, these values apply: 0 The data is coming from ADC 1. 1 The data is coming from ADC 0. For CTU_1, these values apply: 0 The data is coming from ADC 3. 1 The data is coming from ADC 2.
N_CH	Number of stored channel.
DATA	Data of stored channel. Each read of this field deletes the current value and reloads the new pointed value.

18.4.1.16 FIFO Signed Left-Aligned Data x Register (FLx)

The FIFO Signed Left-Aligned Data x Registers (FLx) store data coming from the ADC.

Address: Base + 0x00A0 (FL0)				Base + 0x00A8 (FL2)				Base + 0x00A4 (FL1)				Base + 0x00AC (FL3)				Access: User read-only			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
R	0	0	0	0	0	0	0	0	0	0	0	ADC	N_CH						
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
R	0	DATA												0	0	0			
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Figure 18-19. FIFO Signed Left Aligned Data x Register (FLx)

Table 18-22. FLx field descriptions

Field	Description
ADC	This bit indicates from which ADC the data is coming. For CTU_0, these values apply: 0 The data is coming from ADC 1. 1 The data is coming from ADC 0. For CTU_1, these values apply: 0 The data is coming from ADC 3. 1 The data is coming from ADC 2.
N_CH	Number of stored channel.
DATA	Data of stored channel. Each read of this field deletes the current value and reloads the new pointed value.

18.4.1.17 Cross Triggering Unit Error Flag Register (CTUEFR)

The Cross Triggering Unit Error Flag Register (CTUEFR) manages the errors generated by the CTU.

Address: Base + 0x00C0

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	CS	ET_OE	ERROR_compare	0	T2_OE	T1_OE	T0_OE	ADC_OE	TGS_OSM	MRS_O	ICE	SM_TO	MRS_RE
W						w1c										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-20. Cross Triggering Unit Error Flag Register (CTUEFR)

Table 18-23. CTUEFR field descriptions

Field	Description
CS	CS Counter status. This bit resets the self-test counter. 0 All the counter are at reset value. 1 One of the counter used in self-test mode is not in the rest state.
ET_OE	External trigger generation overrun error 0 Error has not occurred. 1 Error has occurred.
ERROR_compare	This bit is set if the counter reaches the TGSCCR register. It is cleared by writing a 1 in this field.
T2_OE	Timer 2 trigger generation overrun error 0 Error has not occurred. 1 Error has occurred.
T1_OE	Timer 1 trigger generation overrun error 0 Error has not occurred. 1 Error has occurred.

Table 18-23. CTUEFR field descriptions

Field	Description
T0_OE	Timer 0 trigger generation overrun error 0 Error has not occurred. 1 Error has occurred.
ADC_OE	ADC command generation overrun error 0 Error has not occurred. 1 Error has occurred.
TGS_OSM	TGS overrun in sequential mode 0 Error has not occurred. 1 Error has occurred.
MRS_O	Master Reload Signal (MRS) overrun 0 Overrun has not occurred. 1 Error has occurred.
ICE	Invalid command error 0 Error has not occurred. 1 Error has occurred. Note: If software is incorrectly programmed in Dual Conversion mode, such as by programming one or more ADC commands on the same physical channel (a channel that is shared between two ADCs, e.g. Channel 11 on ADC_0 and ADC_1), the Invalid Command Error is not detected and this bit is not set. Software must ensure that in case of Dual Conversion Mode, if the channel number is the same for both ADCs then this number should not represent a shared ADC channel.
SM_TO	Trigger overrun (more than 8 EV) in TGS sequential mode 0 Overrun has not occurred. 1 Overrun has occurred.
MRS_RE	Master Reload Signal (MRS) reload error 0 Error has not occurred. 1 Error has occurred.

18.4.1.18 Cross Triggering Unit Interrupt Flag Register (CTUIFR)

The Cross Triggering Unit Interrupt Flag Register (CTUIFR) manages the CTU interrupts.

Address: Base + 0x00C2

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	Safety_error_B	Safety_error_A	ADC_I	T7_I	T6_I	T5_I	T4_I	T3_I	T2_I	T1_I	T0_I	MRS_I
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-21. Cross Triggering Unit Interrupt Flag Register (CTUIFR)

Table 18-24. CTUIFR field descriptions

Field	Description
Safety_error_B	When this bit is set, the slice time between the start of conversion and the end of conversion is in the expected range. For CTU_0, this bit applies to ADC 1. For CTU_1, this bit applies to ADC 3.
Safety_error_A	When this bit is set, the slice time between the start of conversion and the end of conversion is in the expected range. For CTU_0, this bit applies to ADC 0. For CTU_1, this bit applies to ADC 2.
ADC_I	ADC command interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T7_I	Trigger 7 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T6_I	Trigger 6 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T5_I	Trigger 5 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T4_I	Trigger 4 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T3_I	Trigger 3 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T2_I	Trigger 2 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T1_I	Trigger 1 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
T0_I	Trigger 0 interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.
MRS_I	Master Reload Signal (MRS) Interrupt flag. 0 Interrupt has not occurred. 1 Interrupt has occurred.

18.4.1.19 Cross Triggering Unit Interrupt/DMA Register (CTUIR)

The Cross Triggering Unit Interrupt/DMA Register (CTUIR) enables the trigger interrupts.

Address: Base + 0x00C4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	T7_	T6_	T5_	T4_	T3_	T2_	T1_	T0_I	0	0	Saf_	Saf_	DMA	MRS	MRS	
W	IE	IE	IE	IE	IE	IE	IE	E			cnt_b	cnt_a	_DE	_DM	_IE	IEE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
											_en	_en		AE		

Figure 18-22. Cross Triggering Unit Interrupt/DMA Register (CTUIR)

Table 18-25. CTUIR field description

Field	Description
T7_IE	Trigger 7 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T6_IE	Trigger 6 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T5_IE	Trigger 5 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T4_IE	Trigger 4 interrupt enable 0 Interrupt is not enabled. 1 Interrupt is enabled.
T3_IE	Trigger 3 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T2_IE	Trigger 2 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T1_IE	Trigger 1 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
T0_IE	Trigger 0 interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
Saf_cnt_b_en	If this bit is set, the counter used to check the conversion time is enabled.
Saf_cnt_a_en	If this bit is set, the counter used to check the conversion time is enabled.
DMA_DE	If this bit is set, a DMA Done is like a write in the CTUCR[GRE] bit. If this bit is cleared, you have to write the GRE bit (if something is changed in the double buffered register) otherwise an error occurs.
MRS_DMAE	DMA transfer enable on Master Reload Signal (MRS) occurrence if CTUCR[GRE] is set.

Table 18-25. CTUIR field description (continued)

Field	Description
MRS_IE	Master Reload Signal (MRS) interrupt enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.
IEE	Interrupt error enable. 0 Interrupt is not enabled. 1 Interrupt is enabled.

18.4.1.20 Control On-Time Register (COTR)

The Control On-Time Register (COTR) defines the on-time of the external trigger.




Figure 18-23. Control On-Time Register (COTR)

Table 18-26. COTR field description

Field	Description
COTR	Control On-Time and Guard Time for external trigger

18.4.1.21 Cross Triggering Unit Control Register (CTUCR)

The Cross Triggering Unit Control Register (CTUCR) manages the register reloads and generation of the software triggers.




Figure 18-24. Cross Triggering Unit Control Register (CTUCR)

Table 18-27. CTUCR field descriptions

Field	Description
T7_SG	Trigger 7 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T6_SG	Trigger 6 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T5_SG	Trigger 5 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T4_SG	Trigger 4 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T3_SG	Trigger 3 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T2_SG	Trigger 2 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T1_SG	Trigger 1 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
T0_SG	Trigger 0 software generated 0 Trigger has not been generated. 1 Trigger has been generated.
CRU_ADC_R	CTU/ADC state machine reset 0 Reset has not been generated. 1 Reset has been generated.
CTU_ODIS	CTU output disable 0 CTU output is enabled. 1 CTU output is disabled.
DFE	Digital filter enable 0 Digital filter is disabled. 1 Digital filter is enabled.
CGRE	Clear GRE bit 0 The GRE bit remains in its current state. 1 The GRE bit is cleared when this bit is set.
FGRE	Flag GRE 0 General Reload has not occurred. 1 General Reload has occurred.

Table 18-27. CTUCR field descriptions (continued)

Field	Description
MRS_SG	Master Reload Signal (MRS) software generated 0 MRS has not been generated. 1 MRS has been generated.
GRE	General reload enable 0 General reload is disabled. 1 General reload is enabled.
TGSISR_RE	TGS input selection register reload enable 0 Register reload is disabled. 1 Register reload is enabled.

18.4.1.22 Cross Triggering Unit Digital Filter Register (CTUDF)

The Cross Triggering Unit Digital Filter Register (CTUDF) specifies the value for the number of clockcycles for an external trigger not to be filtered.




Figure 18-25. Cross Triggering Unit Digital Filter Register (CTUDF)

Table 18-28. CTUDF field descriptions

Field	Description
FILTERVALUE	Digital Filter value The external signal is considered at 1 if it is latched at 1 at a time of $n + 1$, and is considered at 0 if it is latched at 0 at a time of $n + 1$, where n is the value in this bitfield.

18.4.1.23 Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)

The Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A) holds the number of system clock (SYS_CLK) cycles needed for the conversion time. On CTU_0, this is the conversion time for ADC_0. On CTU_1, this is the time for ADC_2.




Figure 18-26. Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)

Table 18-29. CTU_EXPECTED_A field descriptions

Field	Description
VALUE	This value is the number of system clock cycles needed for the conversion time.

18.4.1.24 Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)

The Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B) holds the number of system clock cycles needed for the conversion time. On CTU_0, this is the conversion time for ADC_1. On CTU_1, this is the time for ADC_3.




Figure 18-27. Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)

Table 18-30. CTU_EXPECTED_B field descriptions

Field	Description
VALUE	This value is the number of system clock cycles needed for the conversion time.

18.4.1.25 Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)

The Cross Triggering Unit Count Range Register (CTU_CNT_RANGE) is used with the CTU_EXPECTED registers to define a range for the number of system clock (SYS_CLK) cycles needed for a conversion that is not defined with a precision of one clock cycle.




Figure 18-28. Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)

Table 18-31. CTU_CNT_RANGE field descriptions

Field	Description
VALUE	Bits masked by this register field are ignored while comparing internal up counter to the CTU_EXPECTED_A/B register.

18.5 Functional description

18.5.1 Interaction with other peripherals

Figure 18-29 shows how the CTUs interact with these peripherals:

- CTU_0
 - ADC_0 and ADC_1
 - DSPI_1
 - eTimer_0 and eTimer_1
 - FlexPWM_0 and FlexPWM_1
 - FlexRay
- CTU_1
 - ADC_2 and ADC_3
 - eTimer_2
 - PDI




Figure 18-29. CTU interaction with other peripherals

18.5.2 Trigger events features

The trigger generator sub unit (TGS) has the capability to generate eight trigger events. Each trigger event has the following characteristics:

- The generation of trigger events is sequential in time.
- The Triggers List uses eight 16-bit double-buffered registers (TxCR).
- On each Master Reload Signal (MRS), the new Triggers List is loaded.

- The Triggers List is reloaded on an MRS occurrence only if the CTUCR[GRE] reload enable bit is set.

18.5.3 Trigger Generator Sub Unit (TGS)

The TGS has the following two modes:

- Triggered mode: each event source for the incoming signals can generate up to eight trigger event outputs. For the ADC, a commands list is entered by the CPU, and each event source can generate up to eight commands or streams of commands.
- Sequential mode: each event source for the incoming signals can generate one trigger event output, the next event source generates the next trigger event output, and so on in a predefined sequence. For the ADC, a commands list is entered by the CPU and the sequence of the selected incoming trigger events generate commands or stream of commands.

The TGS mode can be toggled between Triggered and Sequential mode with the TGSCR[TGS_M] bit.

18.5.4 TGS in Triggered Mode

The structure of the TGS in triggered mode is shown in [Figure 18-30](#).




Figure 18-30. TGS in triggered mode

The TGS has 16 input signals that are selected by the input selection register (TGSISR), selecting the states inactive, rising, falling or both. Depending on the selection, as many as 32 input events can be enabled. These signals are OR-ed in order to generate the Master Reload Signal (MRS). The MRS, at the beginning of the control cycle “N” (defined by the MRS occurrence), pre-loads the TGS counter register, using the

pre-load value written into the double-buffered register (TGSCRR), during the control cycle “N – 1”, and to reload all the double-buffered registers (Trigger Compare registers, TGSCR, TGSCRR itself, etc.).

The triggers list registers (TxCR) consist of eight compare registers. Each triggers list register is associated with a comparator. On reload (MRS occurrence), the comparators are disabled. One TGS clock cycle is necessary to enable them and to start the counting. The MRS is output together with individual trigger signals. The MRS can be performed by hardware or by software. The CTUCR[MRS_SG] bit, if set to 1, generates equivalent software MRS (i.e., resets/reloads the TGS Counter and reloads all double-buffered registers). This bit is cleared by each hardware or software MRS occurrence.

The TGS counter compare register and the TGS counter comparator are used to stop the TGS counter when it reaches the value stored in the TGS counter compare register before an MRS occurs.

The prescaler for TGS and SU can be 1,2,3,4 (PRES bits in the TGS Control Register).

An example timing for the TGS in Triggered Mode is shown in [Figure 18-31](#). The red arrows indicate the MRS occurrences, while the black arrows indicate the trigger event occurrences, with the relevant delay in respect to the last MRS occurrence.




Figure 18-31. Example timing for TGS in triggered mode

18.5.5 TGS in sequential mode

The structure of the TGS in sequential mode is shown in [Figure 18-32](#).

The 32 input events (16 signals with two edges for signal), which can be individually enabled, are OR-ed in order to generate the event signal (ES). The ES enables the reload of the TGS counter register and to pilot the 3-bits counter, in order to select the next active trigger. One of the 32 input events can be selected, through the MRS_SM (master reload selection sequential mode) 5 bits in the TGS control register, to be the MRS, that enables the reload of the triggers list and resets the 3-bit counter (incoming events counter), i.e., the MRS is the signal linked with the control cycle defined as the time window between two consecutive MRSes. In this mode, each incoming event sequentially enables only one trigger event through the 3-bit counter and the MUX. The MUX is a selection switch which enables, according to the number of event signals occurred, only one of the eight trigger signals to the scheduler sub unit. Sequences of up to eight trigger events can be supported within this control cycle.

For the other features see the previous paragraphs.




Figure 18-32. TGS in sequential mode

An example timing diagram for TGS in sequential mode is shown in Figure 18-33. The red arrows indicate the MRS occurrences and ES occurrences, while the black arrows indicate the trigger event occurrences with the relevant delay in respect to the ES occurrence. The first red arrow indicates the first ES occurrence, which is also the MRS.




Figure 18-33. Example timing for TGS in sequential mode

18.5.6 TGS counter

The TGS counter is able to count from negative to positive, i.e., from 0x8000 to 0x7FFF. Figure 18-34 shows examples in order to explain the TGS counter counts. The compare operation to stop the TGS counter is not enabled during the first counting cycle, in order to allow the counting, if the value of the TGSCRR is the same as the value of the TGSCCR.




Figure 18-34. TGS counter cases

18.6 Scheduler sub unit (SU)

The structure of the SU is shown in [Figure 18-35](#).

The SU generates the trigger event output according to the occurred trigger event, and it has the same functionality in both TGS modes (triggered mode and sequential mode). Each of the four SU outputs:

- ADC command or ADC stream of commands
- eTimer1 pulse
- eTimer2 pulse
- External trigger pulse

can be linked to any of eight trigger events by the Trigger Handler block. Each trigger event can be linked to one or more SU outputs.

If two events at the same time are linked to the same output only one output is generated and an error is provided. The output is generated using the trigger with the lowest index. For example, if trigger 0 and trigger 1 are linked to the ADC output and they occur together, an error is generated and the output linked with the trigger 0 is generated.

When a trigger is linked to the ADC, an associated ADC command (or stream of commands) is generated. The ADC Commands List Control Register CLCR_x sets the assignment to an ADC command or to a

stream of commands. When a trigger is linked to a timer or to the external trigger, a pulse with an active rising edge is generated. Additional features for the external triggers are available:

The external trigger output has:

- Pulse mode
- Toggle mode

In Toggle mode, each trigger event is linked to the external trigger, the external trigger pin toggles. The ON-Time for both modes (Pulse Mode and Toggle Mode) of the triggers is defined from a COTR register (Control On Time Register). A guard time is also defined from the same register at the same value of the ON-Time. A new trigger is generated only when the ON time + Guard Time has expired. The ON-Time and the Guard Time are only used for external triggers.

External signals can be asynchronous with MOTC_CLK, the motor control clock. For this reason, a programmable digital filter is available. The external signal is considered at 1 if it is latched at 1 at a time of $n + 1$, and is considered at 0 if it is latched at 0 at a time of $n + 1$, where n is the value in the Cross Triggering Unit Digital Filter Register (CTUDF).

Trigger events in the SU can be initiated by hardware or by software, and an additional software control is possible for each trigger event (as for the MRS), so 1 bit for each trigger event in the Cross Triggering Unit Control Register (CTUCR) generates an equivalent software trigger event. Each of these bits can be cleared by a respective hardware or software trigger event.




Figure 18-35. Scheduler sub unit

18.6.1 ADC commands list

The ADC can be controlled by the CPU (CPU Control Mode) or by the CTU (CTU Control Mode). The CTU can control the ADC by sending an ADC command only when the ADC is in CTU control mode. During the CTU control mode, the CPU is able to write to the ADC registers but it cannot start a new

conversion. A control bit is allowed to select from the classic interface of the CTU control mode. Once selected, no change is possible unless a reset occurs.

The SU uses a Commands List in order to select the command to send to the ADC when a trigger event occurs. The commands list can hold 24 16-bit commands (see [Section 18.6.2, ADC commands list format](#)) and it is double-buffered, i.e., the commands list can be updated at any time between two consecutive MRS, but the changes become workable only after the next MRS occurs and a correct reload is performed. In order to manage the commands list, 5 bits are available in the CLCR x (ADC Commands List Control Register x), for the position of the first command in the list of commands for each trigger event. The number of commands piloted by the same trigger event is defined directly in the commands list. For each command, a bit defines whether or not it is the first command of a commands list.

18.6.2 ADC commands list format

The ADCs support the Single Conversion Mode (1 bit in the ADC command format allows selection of the conversion mode), and the Dual Conversion Mode (the sampling phases and the conversion phases are performed at the same time, and the storage of the results are performed in series). In both modes, the result of each conversion can be stored in one of the 4 available FIFOs. In dual conversion mode, both ADCs must store the result of their conversion in the same FIFO. If the access to the FIFO is in the same clock cycle, ADC unit A has the priority. Otherwise, the first ADC that ends its conversion will write as first in the FIFO. Four analog channels are shared across the two ADCs and the total number of channels is 28 (12 + 12 + 4 shared channels), i.e., 16 channels for each ADC (12 + 4 shared channels). The dual conversion mode on the same physical channel is not allowed, but the dual conversion mode on the same channel number is allowed. According to this, if in dual conversion mode, the channel number is the same for both the ADCs and the selected channel is one of the shared channels, the CTU will detect an invalid command. In dual conversion mode, 4 bits for each ADC are used to select the channel number, and the conversion mode selection bit is used to select the dual conversion mode. If the single conversion mode is selected, 5 of the 8 bits reserved to select the channels in dual conversion mode are re-used to select the channel (4 bits) and the ADC unit (1 bit). See [Section 18.4.1.10, Commands List Register \$x\$ \(CLR \$x\$ \)](#).

The interrupt request bit is used as an interrupt request to the CPU when the ADC will complete the command with this bit set and it is only for CTU internal use. Before the next command to the CTU controls is sent, the value of the first command bit is checked to see if the current command is the first command of a new stream of consecutive commands or not. If not, the CTU sends the command.

According to the previous considerations, the commands in the list allow control on:

- Channel A: number of ADC channel to sample from ADC unit A (4 bits)
- Channel B: number of ADC channel to sample from ADC unit B (4 bits)
- FIFO selection bits for the ADC unit A/B (2 bits)
- Conversion Mode selection bit:
 - 0 = Single Conversion Mode
 - 1 = Dual Conversion Mode
- First command bit (only for CTU internal use)
- Interrupt request bit (only for CTU internal use)

18.6.3 ADC results

ADC results can be stored in the channel relevant standard result register and/or in one of the 4 FIFOs: the different FIFOs allow to dispatch ADC results according to their type of acquisition (e.g., phase currents, rotor position, ground-noise, other). Each FIFO has its own interrupt line and DMA request signal, plus an individual overflow error bit in the FIFO status register. The store location is specified in the ADC command, i.e., the FIFOs are available only in CTU Control Mode. Each entry of a FIFO is 32 bits. The size of the FIFOs are the following: FIFO1 and FIFO2: 16 entries (sized to avoid overflow during a full PWM period for current acquisitions); FIFO3 and FIFO4: 4 entries (low acquisition rate FIFOs). Results in each FIFO can be read by 16-bit read transaction (only the result is read in order to minimize the CPU load before computing on results) or by 32-bit read transaction (both the result and the channel number are read in order to avoid blind acquisitions). 5 bits in the upper 16 bits indicate the ADC unit (1 bit) and the channel number (4 bits). The result registers (only for the FIFOs) can be read from two different addresses in the ADC memory map. The format of the result depends on the address from which it is read. The available formats are:

- Unsigned right-justified—conversion result is unsigned right-justified data. Bits [20:31] are used for 12-bit resolution, and bits [16:19] always return 0 when read. See [Section 18.4.1.15, FIFO Right-Aligned Data x Register \(FRx\)](#).
- Signed left-justified—conversion result is signed left-justified data. Bit [16] is reserved for sign and is always read as 0 for this ADC, bits [17:28] are used for 10-bit resolution, and bits [29:31] always return 0 when read. See [Section 18.4.1.16, FIFO Signed Left-Aligned Data x Register \(FLx\)](#).

18.7 Reload mechanism

Some CTU registers are double-buffered, and the reload is controlled by a reload enable bit, as the TGSISR_RE bit or the DFE bit, but for the most of the double-buffered registers, the reload is controlled by the MRS occurrence, and it is synchronized with the beginning of the CTU control period.

If the MRS occurs while the user is updating some double-buffered registers, e.g., some registers of the Triggers List, the new Triggers List will be a mix of the old Triggers List and the new Triggers List, because the user has not ended the update of the Triggers List before the MRS occurrence.

In order to avoid this case, one bit is used to enable the reload operation, i.e., to inform the CTU that the user has ended updates to the double-buffered registers, and the reload can be performed without problems of mixed scenarios. In order to guarantee the coherency, the reload of all double-buffered registers is enabled by setting the General Reload Enable (GRE) bit in the CTU Control Register (CTUCR). The user must ensure that all intended double-buffered registers are updated before a new MRS occurrence. If an MRS occurs before the CTUCR[GRE] bit is set (e.g. wrong application timing), the update is not performed, the previous values of all double-buffered registers remain active, the error flag is set (the MRS_RE bit in the CTU Error Flag Register) and, if enabled, CTU performs an interrupt request.

All the double-buffered registers use the CTUCR[GRE] bit to enable the reload when the MRS occurs. When the CTUCR[GRE] bit is set, the reload can be performed. When this bit is cleared, the reload is not performed. A correct reload resets the CTUCR[GRE] bit. All double-buffered registers cannot be written to while the CTUCR[GRE] bit remains set to 1. The CTUCR[GRE] bit can be reset by the occurrence of the next MRS (i.e., a correct reload) or by software setting the CTUCR[CGRE] bit.

The CTUCR[CGRE] bit is reset by hardware after the CTUCR[GRE] bit is reset. If the user sets the CTUCR[CGRE] bit and at the same time a MRS occurs, CGRE has the priority. Thus, CTUCR[GRE] is reset and the reload is not performed. In the same way, the CTUCR[GRE] bit has the priority when compared with the MRS occurrence, and the CTUCR[CGRE] has the priority compared with the CTUCR[GRE] (the two bits are in the same register so they can be set in the same time). MRS has the priority compared with the re-synchronization bit of the TGSISR.

In order to verify if a reload error occurs, the Flag GRE (FGRE) bit in the CTU Control Register (CTUCR) is used. When one of the double-buffered registers is written, CTUCR[FGRE] is set to 1 and it is reset by a correct reload. When the MRS occurs while CTUCR[FGRE] is 1 and CTUCR[GRE] is 1, a correct reload is performed (because all intended registers have been updated before the MRS occurs). If CTUCR[FGRE] is 1 and CTUCR[GRE] is 0, a reload is not performed, the error flag (MRS_RE) is set, and (if enabled) an interrupt for an error is performed (in this case at least one register was written but the update has not ended before the MRS occurrence). If CTUCR[FGRE] is 0, a reload is not necessary because all the double-buffered registers are unchanged (see [Figure 18-36](#)).




Figure 18-36. Reload error scenario

18.8 STOP mode

To reduce power consumption, it is also possible to enable a stop request from the MC_ME. The FIFOs are considered a lot like memory mapped registers, otherwise there could be some problems if a read operation occurs during the MDIS bit set period. When the clock is started after an MDIS bit setting or a stop signal, some mistakes could occur. For example, a wrong trigger could be provided because it was programmed before the stop signal was performed, and some incorrect write operations into the FIFOs could happen. For this reason after a stop signal after a MDIS bit setting the FIFO have to be empty. In order to avoid the problems linked to a wrong trigger, the CTU output can be disabled by the CTU_ODIS bit and the ADC interface state machine can be reset by the CRU_ADC_R (see [Section 18.4.1.21, Cross Triggering Unit Control Register \(CTUCR\)](#)).

18.9 Interrupts and DMA requests

18.9.1 DMA support

The DMA can be used to configure the CTU registers. One DMA channel is reserved for performing a block transfer, and the MRS can be used as an optional DMA request signal (MRS_DMAE bit in the CTU Interrupt/DMA Register).

NOTE

If enabled, the DMA request on the MRS occurrence is performed only if a reload is performed, i.e., only if the CTUCR[GRE] bit is set.

Moreover, this CTU implementation requires DMA support for reading the data from the FIFOs. One DMA channel is available for each FIFO. Each FIFO can perform a DMA request when the number of words stored in the FIFO reaches the threshold value.

18.9.2 CTU faults and errors

Faults and errors that could occur during the programming include:

- An MRS occurs while user is updating the double-buffered registers and the MRS_RE bit is set.
- Receiving more than 8 Event Signals (EVs) before the next MRS occurs in TGS sequential mode and the SM_TO bit is set.
- A trigger event occurs during the time when the actions of the previous trigger event are not completed (user ensures no trigger event occurs during another one is processed, but if user makes a mistake and a trigger event occurs when another one is processed, the incoming trigger event will be lost and an error occurs).

There are four overrun flags (one for each type of output). The general mechanism is as in [Figure 18-35](#).

The Trigger Handler, when a trigger event occurs, and the corresponding Ready signal is high, presents the respective trigger signal (one cycle high time + one cycle low time) to the respective generator sub-block (ADC Command Generator, eT0 Trigger Generator, eT1 Trigger Generator or Ext. Trigger Generator). This generator sub-block then generates the requested signal. Until this real signal is generated (including guard time) the Ready signal is kept low.

In the case of ADC command generator, the Ready signal is kept low until the last conversion in the batch is finished. The respective overrun flag is set at the following conditions:

- Ready signal is low.
- The rising edge of the respective trigger signal (from Trigger Handler to generator sub-block) occurs.

This architecture allows user to pre-set, for example, a trigger to the eTimer1 in the middle of an ADC conversion, i.e., the SU will be considered busy only if a request to perform the same action that the SU is already performing occurs. One of the ADC_OE, T0_OE, T1_OE or ET_OE bit is set.

- Invalid (unrecognized) ADC command and the ICE bit is set.



- The MRS occurs before the enabled trigger events occur and the MRS_O bit is set.
- TGS overrun in sequential mode: a new incoming EV occurs before than the trigger event selected by the previous EV occurs. The incoming EV sets an internal busy flag. The outgoing trigger event (all line are OR-ed) resets this flag to 0. TGS Overrun in the sequential mode is generated under the following conditions:
 - TGS is in sequential mode
 - There is an incoming EV while the busy flag is high. the TGS_OSM bit is set.

The faults/errors flags in the CTU error flag register and in the CTU interrupt flag register can be cleared by writing a 1 while writing a 0 has no effect. The CTU does not support a write-protection mechanism.

18.9.3 CTU interrupt/DMA requests

The CTU can perform the following interrupt/DMA requests (15 interrupt lines):

- Error interrupt request (see [Section 18.9.2, CTU faults and errors](#)) (1 interrupt line)
- ADC command interrupt request (1 interrupt line)
- Interrupt request on MRS occurrence (1 interrupt line)
- Interrupt request on each trigger event occurrence (1 interrupt line for each trigger event)
- FIFOs interrupt requests and/or DMA transfer request (1 interrupt line for each FIFO)
- DMA transfer request on the MRS occurrence if CTUCR[GRE] bit is set

The interrupt flags are shown in [Table 18-32](#).

Table 18-32. CTU interrupts

Category	Interrupt Name	IRQ# / Offset	Interrupt function / Bit name
Managed individually	MRS_I	IRQ193 / 0x0C10	MRS Interrupt flag — CTUIFR[MRS_I]
	T0_I	IRQ194 / 0x0C20	Trigger 0 interrupt flag — CTUIFR[T0_I]
	T1_I	IRQ195 / 0x0C30	Trigger 1 interrupt flag — CTUIFR[T1_I]
	T2_I	IRQ196 / 0x0C40	Trigger 2 interrupt flag — CTUIFR[T2_I]
	T3_I	IRQ197 / 0x0C50	Trigger 3 interrupt flag — CTUIFR[T3_I]
	T4_I	IRQ198 / 0x0C60	Trigger 4 interrupt flag — CTUIFR[T4_I]
	T5_I	IRQ199 / 0x0C70	Trigger 5 interrupt flag — CTUIFR[T5_I]
	T6_I	IRQ200 / 0x0C80	Trigger 6 interrupt flag — CTUIFR[T6_I]
	T7_I	IRQ201 / 0x0C90	Trigger 7 interrupt flag — CTUIFR[T7_I]
	ADC_I	IRQ206 / 0x0CE0	ADC command interrupt flag — CTUIFR[ADC_I]
ORed onto FIFO0_I (IRQ202)	FIFO_FULL0	IRQ202 / 0x0CA0	FIFO 0 full interrupt flag — FST[FULL0]
	FIFO_EMPTY0		FIFO 0 empty interrupt flag — FST[EMP0]
	FIFO_OVERFLOW0		FIFO 0 overflow interrupt flag — FST[OF0]
	FIFO_OVERRUN0		FIFO 0 overrun interrupt flag — FST[OR0]

Table 18-32. CTU interrupts (continued)

Category	Interrupt Name	IRQ# / Offset	Interrupt function / Bit name
ORed onto FIFO1_I (IRQ203)	FIFO_FULL1	IRQ203 / 0x0CB0	FIFO 1 full interrupt flag — FST[FULL1]
	FIFO_EMPTY1		FIFO 1 empty interrupt flag — FST[EMP1]
	FIFO_OVERFLOW1		FIFO 1 overflow interrupt flag — FST[OF1]
	FIFO_OVERRUN1		FIFO 1 overrun interrupt flag — FST[OR1]
ORed onto FIFO2_I (IRQ204)	FIFO_FULL2	IRQ204 / 0x0CC0	FIFO 2 full interrupt flag — FST[FULL2]
	FIFO_EMPTY2		FIFO 2 empty interrupt flag — FST[EMP2]
	FIFO_OVERFLOW2		FIFO 2 overflow interrupt flag — FST[OF2]
	FIFO_OVERRUN2		FIFO 2 overrun interrupt flag — FST[OR2]
ORed onto FIFO3_I (IRQ205)	FIFO_FULL3	IRQ205 / 0x0CD0	FIFO 3 full interrupt flag — FST[FULL3]
	FIFO_EMPTY3		FIFO 3 empty interrupt flag — FST[EMP3]
	FIFO_OVERFLOW3		FIFO 3 overflow interrupt flag — FST[OF3]
	FIFO_OVERRUN3		FIFO 3 overrun interrupt flag — FST[OR3]
ORed onto ERR_I (IRQ207)	MRS_RE	IRQ207 / 0x0CF0	Master Reload Signal Reload Error — CTUEFR[MRS_RE]
	SM_TO		Trigger Overrun (more than 8 EV) in TGS Sequential Mode — CTUEFR[SM_TO]
	ICE		Invalid Command Error interrupt flag — CTUEFR[ICE]
	MRS_O		Master Reload Signal Overrun interrupt flag — CTUEFR[MRS_O]
	TGS_OSM		TGS Overrun in Sequential Mode interrupt flag — CTUEFR[TGS_OSM]
	ADC_OE		ADC command generation Overrun Error interrupt flag — CTUEFR[ADC_OE]
	T0_OE		Timer 0 trigger generation Overrun Error interrupt flag — CTUEFR[T0_OE]
	T1_OE		Timer 1 trigger generation Overrun Error interrupt flag — CTUEFR[T1_OE]
	T2_OE		Timer 2 trigger generation Overrun Error interrupt flag — CTUEFR[T2_OE]
	ET_OE		External Trigger generation Overrun Error interrupt flag — CTUEFR[ET_OE]

Chapter 19

Enhanced Direct Memory Access (eDMA)

19.1 Introduction

The Enhanced Direct Memory Access (eDMA) module is a second-generation platform module capable of performing complex data transfers with minimal intervention from a host processor via 32 programmable channels. The hardware microarchitecture includes a DMA engine that performs source and destination address calculations and the actual data movement operations, along with a local memory containing the *transfer control descriptors* (TCD) for the channels. This SRAM-based implementation minimizes the overall module size.

Figure 19-1 is a block diagram of the eDMA module.




Figure 19-1. eDMA block diagram

19.1.1 Overview

The eDMA is a highly programmable data transfer engine that has been optimized to minimize the required intervention from the host processor. It is intended for use in applications where the data size to be transferred is statically known, and is *not* defined within the data packet itself. The eDMA hardware supports:

- 32-channel implementation
- Connections to the XBAR for bus mastering the data movement, slave bus for programming the module
 - Support for 64-bit XBAR datapath widths
- 32-byte transfer control descriptor per channel stored in local memory
- 32 bytes of data registers, used as temporary storage to support burst transfers

Throughout this chapter, n is used to reference the channel number. Additionally, data sizes are defined as byte (8-bit), halfword (16-bit), word (32-bit) and doubleword (64-bit).

19.1.2 Features

The eDMA module supports the following features:

- 32 channels support independent 8-, 16-, or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to post-increment or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- All data movement via dual-address transfers: read from source, write to destination
 - Programmable source, destination addresses, transfer size, plus support for enhanced addressing modes
- Transfer control descriptor organized to support two-deep, nested transfer operations
 - An *inner* data transfer loop defined by a “minor” byte transfer count
 - An *outer* data transfer loop defined by a “major” iteration count
- Channel service request via one of three methods:
 - Explicit software initiation
 - Initiation via a channel-to-channel linking mechanism for continuous transfers
 - Independent channel linking at end of minor loop and/or major loop
 - Peripheral-paced hardware requests (one per channel)
 - For all three methods, *one service request per execution of the minor loop is required*
- Support for fixed-priority and round-robin channel arbitration
- Channel completion reported via optional interrupt requests
 - One interrupt per channel, optionally asserted at completion of major iteration count

— Error terminations are optionally enabled per channel, and logically summed together to form a small number of error interrupt outputs

- Support for scatter/gather DMA processing
- Support for complex data structures
- Support to cancel transfers via software or hardware

The structure of the transfer control descriptor is fundamental to the operation of the eDMA module. It is defined below in a ‘C’ pseudo-code specification, where `int` refers to a 32-bit variable (unless noted otherwise) and `short` is a 16-bit variable.

NOTE

To compile these structures, change any periods ‘.’ in the variable name to underscores ‘_’.

```
typedef union {
    struct {
        /* citer.e_link = 1 */
        unsigned short citer.linkch:6; /* link channel number, */
        unsigned short citer:9;      /* current ("major") iteration count */
    } minor_link_enabled;           /* channel link at end of the minor loop */
    struct {
        /* citer.e_link = 0 */
        unsigned short citer:15;     /* current ("major") iteration count */
    } minor_link_disabled;         /* no linking at end of the minor loop */
} t_minor_link_citer;

typedef union {
    struct {
        /* biter.e_link = 1 */
        unsigned short biter.linkch:6; /* link channel number, */
        unsigned short biter:9;      /* beginning ("major") iteration count */
    } init_minor_link_enabled;       /* channel link at end of the minor loop */
    struct {
        /* biter.e_link = 0 */
        unsigned short biter:15;     /* beginning ("major") iteration count */
    } init_minor_link_disabled;     /* no linking at end of the minor loop */
} t_minor_link_biter;

typedef struct {
    unsigned int    saddr; /* source address */
    unsigned int    smod:5; /* source address modulo */
    unsigned int    ssize:3; /* source transfer size */
    unsigned int    dmod:5; /* destination address modulo */
    unsigned int    dsize:3; /* destination transfer size */
    short          soff; /* signed source address offset */
    unsigned int    nbytes; /* inner ("minor") byte count */
    int            slast; /* last source address adjustment */
    unsigned int    daddr; /* destination address */
    unsigned short  citer.e_link:1; /* enable channel linking on minor loop */
    t_minor_link_citer minor_link_citer; /* conditional current iteration count */
    short          doff; /* signed destination address offset */
    int            dlast_sga; /* last destination address adjustment, or
                               scatter/gather address (if e_sg = 1) */
    unsigned short  biter.e_link:1; /* beginning channel link enable */
    t_minor_link_biter minor_link_biter; /* beginning ("major") iteration count */
    unsigned int    bwc:2; /* bandwidth control */
    unsigned int    major.linkch:6; /* link channel number */
    unsigned int    done:1; /* channel done */
}
```

```

unsigned int    active:1; /* channel executing */
unsigned int    major.e_link:1; /* enable channel linking on major loop*/
unsigned int    e_sg:1; /* enable scatter/gather descriptor */
unsigned int    d_req:1; /* disable ipd_req when done */
unsigned int    int_half:1; /* interrupt on citer = (biter >> 1) */
unsigned int    int_maj:1; /* interrupt on major loop completion */
unsigned int    start:1; /* explicit channel start */
} tcd /* transfer_control_descriptor */

```

The basic operation of a channel is defined as:

1. The channel is initialized by software loading the transfer control descriptor into the eDMA's programming model, memory-mapped through the IPS space, and implemented as local memory.
2. The channel requests service; either explicitly by software, a peripheral request or a linkage from another channel.

NOTE

The major loop executes one iteration per service request.

3. The contents of the transfer control descriptor for the activated channel is read from the local memory and loaded into the eDMA engine's internal register file.
4. The eDMA engine executes the data transfer defined by the transfer control descriptor, reading from the source and writing to the destination. The number of iterations in the minor loop is automatically calculated by the eDMA engine. The number of iterations within the minor loop is a function of the number of bytes to transfer (nbytes), the source size (ssize) and the destination size (dsiz). The completion of the minor loop is equal to one iteration of the major loop.
5. At the conclusion of the minor loop's execution, certain fields of the transfer control descriptor are written back to the local TCD memory.

The process (steps 2–5) is repeated until the outer major loop's iteration count is exhausted. At that time, additional processing steps are completed, e.g., the optional assertion of an interrupt request signaling the transfer's completion, final adjustments to the source and destination addresses, etc. A more detailed description of the channel processing is listed in the pseudo-code below. This simplified example is intended to represent basic data transfers. Detailed processing associated with the error handling is omitted.

```

/* the given DMAchannel is requesting service by the software assertion of the
   tcd[channel].start bit, the assertion of an enabled ipd_req from a device, or
   the implicit assertion of a channel-to-channel link */

/* begin by reading the transfer control descriptor from the local RAM
   into the local dma_engine registers */
dma_engine      = read_from_local_memory [channel];
dma_engine.active = 1; /* set active flag */
dma_engine.done  = 0; /* clear done flag */

/* check the transfer control descriptor for consistency */
if (dma_engine.config_error == 0) {

    / * begin execution of the inner "minor" loop transfers */
    {

        /* convert the source transfer size into a byte count */

```



```

switch (dma_engine.ssize) {
case 0: /* 8-bit transfer */
    src_xfr_size = 1;
    break;
case 1: /* 16-bit transfer */
    src_xfr_size = 2;
    break;
case 2: /* 32-bit transfer */
    src_xfr_size = 4;
    break;
case 3: /* 64-bit transfer */
    src_xfr_size = 8;
    break;
case 4: /* 16-byte burst transfer */
    src_xfr_size = 16;
    break;
case 5: /* 32-byte burst transfer */
    src_xfr_size = 32;
    break;
}

/* convert the destination transfer size into a byte count */
switch (dma_engine.dsize) {
case 0: /* 8-bit transfer */
    dest_xfr_size = 1;
    break;
case 1: /* 16-bit transfer */
    dest_xfr_size = 2;
    break;
case 2: /* 32-bit transfer */
    dest_xfr_size = 4;
    break;
case 3: /* 64-bit transfer */
    dest_xfr_size = 8;
    break;
case 4: /* 16-byte burst transfer */
    dest_xfr_size = 16;
    break;
case 5: /* 32-byte burst transfer */
    dest_xfr_size = 32;
    break;
}

/* determine the larger of the two transfer sizes, this value reflects */
/* the number of bytes transferred per read->write sequence. */
/* number of iterations of the minor loop = nbytes / xfer_size */
if (dma_engine.ssize < dma_engine.dsize)
    xfr_size = dest_xfer_size;
else
    xfr_size = src_xfer_size;

/* process the source address, READ data into the buffer*/

/* read "xfr_size" bytes from the source */
/* if the ssize < dsize, do multiple reads to equal the dsize */
/* if the ssize => dsize, do a single read of source data */
number_of_source_reads = xfer_size / src_xfer_size;

```

```

for (number_of_source_reads) {
    dma_engine.data = read_from_amba-ahb (dma_engine.saddr, src_xfr_size);

    /* generate the next-state source address */
    /* sum the current saddr with the signed source offset */
    ns_addr = dma_engine.saddr + (int) dma_engine.soff; }

    /* if enabled, apply the power-of-2 modulo to the next-state addr */
    if (dma_engine.smod != 0)
        address_select = (1 << dma_engine.smod) - 1; }
    else
        address_select = 0xffff_ffff;

    dma_engine.saddr = ns_addr          & address_select
                    | dma_engine.saddr & ~address_select; }
}

/* process the destination address, WRITE data from buffer */

/* write "xfr_size" bytes to the destination */
/* if the dsize < ssize, do multiple writes to equal the ssize */
/* if the dsize => ssize, do a single write of dest data */
number_of_dest_writes = xfer_size / dest_xfer_size;

for (number_of_dest_writes) {
    write_to_amba-ahb (dma_engine.daddr, dest_xfer_size) = dma_engine.data;

    /* generate the next-state destination address */
    /* sum the current daddr with the signed destination offset */
    ns_addr = dma_engine.daddr + (int) dma_engine.doff;

    /* if enabled, apply the power-of-2 modulo to the next-state dest addr */
    if (dma_engine.dmod != 0)
        address_select = (1 << dma_engine.dmod) - 1;
    else
        address_select = 0xffff_ffff;

    dma_engine.daddr = ns_addr          & address_select
                    | dma_engine.daddr & ~address_select;
}
if (cancel_transfer)
    break;

/* check for a higher priority channel to service if: */
/* 1) preemption is enabled */
/* 2) in fixed arbitration mode */
/* 3) a higher priority channel is requesting service */
/* 4) not already servicing a preempting channel */
if ((DCHPRIn.ecp = 1) & fixed_arbitration_mode
    higher_pri_request & ~current_channel_is_preempt)
    service_preempt_channel;

/* the bandwidth control field determines when the next read/write occurs */
if (dma_engine.bwc > 1)
    stall_dma_engine (1 << dma_engine.bwc);

```

```

        /* decrement the minor loop byte count */
        dma_engine.nbytes = dma_engine.nbytes - xfr_size;

}while (dma_engine.nbytes > 0) /* end of minor inner loop */

dma_engine.citer--;          /* decrement major loop iteration count */

/* if the major loop is not yet exhausted, update certain TCD values in the RAM */
if (dma_engine.citer != 0) {
    write_to_local_memory [channel].saddr = dma_engine.saddr;
    write_to_local_memory [channel].daddr = dma_engine.daddr;
    write_to_local_memory [channel].citer = dma_engine.citer;

                /* if minor loop linking is enabled, make the channel link */
    if (dma_engine.citer.e_link)
        TCD[citer.linkch].start = 1;    /* specified channel service req */

    /* check for interrupt assertion if half of the major iterations are done */
    if (dma_engine.int_half && (dma_engine.citer == (dma_engine.biter >> 1)))
        generate_interrupt (channel);

    dma_engine.active = 0;          /* clear the channel busy flag */
}
else { /* major loop is complete, dma_engine.citer == 0 */
    /* since the major loop is complete, perform the final address adjustments */

    /* sum the current {src,dst} addresses with "last" adjustment */
    write_to_local_memory [channel].saddr = dma_engine.saddr + dma_engine.slast;
    write_to_local_memory [channel].daddr = dma_engine.daddr + dma_engine.dlast;
    /* restore the major iteration count to the beginning value */
    write_to_local_memory [channel].citer = dma_engine.biter;

    /* check for interrupt assertion at completion of the major iteration */
    if (dma_engine.int_maj)
        generate_interrupt (channel);

    /* check if the ipd_req is to be disabled at completion of the major iteration */
    if (dma_engine.d_req)
        DMAERQ [channel] = 0;

    /* check for a scatter/gather transfer control descriptor */
    if (dma_engine.e_sg) {
        /* load new transfer control descriptor from the address defined by dlast_sga */
        write_to_local_memory [channel] =
            read_from_amba-ahb(dma_engine.dlast_sga,32);
    }
    if (dma_engine.major.e_link)
        TCD[major.linkch].start = 1;    /* specified channel service req */

    dma_engine.active = 0;          /* clear the channel busy flag */
    dma_engine.done = 1;          /* set the channel done flag */
}
else { /* configuration error detected, abort the channel */
    dma_engine.error_status = error_type; /* record the error */
}

```

```

dma_engine.active = 0;           /* clear the channel busy flag */
/* check for interrupt assertion on error */
if (dma_engine.int_err)
    generate_interrupt (channel);
}

```

For more details, consult [Section 19.2.1, Register descriptions](#), and [Section 19.3, Functional description](#).

19.2 Memory map and register description

The eDMA’s programming model is partitioned into two sections, both mapped into the slave bus space: the first region defines a number of registers providing control functions, while the second region corresponds to the local transfer control descriptor memory.

Reading an *unimplemented* register bit or memory location returns the value of 0. Write the value of 0 to *unimplemented* register bits. Any access to a *reserved* memory location results in a bus error. *Reserved* memory locations are indicated in the memory map. For 16- and 32-channel implementations, reserved memory also includes the high order “H” registers containing channels 63–32 data (i.e., DMAERQH, DMAEEIH, DMAINTH, DMAERRH).

Many of the control registers have a bit width that matches the number of channels implemented in the module, i.e., 32 bits in size. Registers associated with a 32-channel design are implemented as two 32-bit registers, and include an “H” and “L” suffixes, signaling the “high” and “low” portions of the control function.

NOTE

The PXS30 devices implement a 32-channel eDMA module. Thus, none of the high order “H” registers are implemented. Only the low order “L” registers are present on the PXS30. However, the register names retain the “L” suffixes and “Low” names to maintain compatibility with existing software.

The eDMA module does not include any logic to provide access control. Rather, this function is supported using the standard access control logic provided by the PBRIDGE controller. [Table 19-1](#) lists the base addresses for the eDMA modules. [Table 19-2](#) lists the registers in each DMA module. [Table 19-3](#) is a 32-bit view of the eDMA’s memory map.

Table 19-1. eDMA module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	DMA_0	0xFFF4_4000
	DMA_1	
Decoupled Parallel Mode (DPM)	DMA_0	0xFFF4_4000 (same as LSM)
	DMA_1	0x8FF4_4000

Table 19-2. DMA memory map

Offset from DMA_BASE)	Register	Access ¹	Reset Value ²	Location
0x0000	DMA Control Register (DMACR)	R/W	0x0000_0400	on page 19-12
0x0004	DMA Error Status (DMAES)	R	0x0000_0000	on page 19-14
0x0008	Reserved			
0x000C	DMA Enable Request Low (DMAERQL, Channels 31–00)	R/W	0x0000_0000	on page 19-17
0x0010	Reserved			
0x0014	DMA Enable Error Interrupt Low (DMAEEIL, Channels 31–00)	R/W	0x0000_0000	on page 19-18
0x0018	DMA Set Enable Request (DMASERQ)	W	0x00	on page 19-19
0x0019	DMA Clear Enable Request (DMACERQ)	W	0x00	on page 19-19
0x001A	DMA Set Enable Error Interrupt (DMASEEI)	W	0x00	on page 19-20
0x001B	DMA Clear Enable Error Interrupt (DMACEEI)	W	0x00	on page 19-20
0x001C	DMA Clear Interrupt Request (DMACINT)	W	0x00	on page 19-21
0x001D	DMA Clear Error (DMACERR)	W	0x00	on page 19-22
0x001E	DMA Set Start Bit (DMASSRT)	W	0x00	on page 19-22
0x001F	DMA Clear Done Status Bit (DMACDNE)	W	0x00	on page 19-23
0x0020	Reserved			
0x0024	DMA Interrupt Request Low (DMAINTL, Channels 31–00)	R/W	0x0000_0000	on page 19-24
0x0028	Reserved			
0x002C	DMA Error Low (DMAERRL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0030	Reserved			
0x0034	DMA Hardware Request Status Low (DMAHRSL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0038	DMA General Purpose Output Register (DMAGPOR)	R/W	0x0000_0000	on page 19-26
0x003C–0x00FF	Reserved			
0x0100	DMA Channel 0 Priority (DCHPRI0)	R/W	0x00	on page 19-27
0x0101	DMA Channel 1 Priority (DCHPRI1)	R/W	0x01	on page 19-27
0x0102	DMA Channel 2 Priority (DCHPRI2)	R/W	0x02	on page 19-27
0x0103	DMA Channel 3 Priority (DCHPRI3)	R/W	0x03	on page 19-27
0x0104	DMA Channel 4 Priority (DCHPRI4)	R/W	0x04	on page 19-27
0x0105	DMA Channel 5 Priority (DCHPRI5)	R/W	0x05	on page 19-27
0x0106	DMA Channel 6 Priority (DCHPRI6)	R/W	0x06	on page 19-27
0x0107	DMA Channel 7 Priority (DCHPRI7)	R/W	0x07	on page 19-27

Table 19-2. DMA memory map (continued)

Offset from DMA_BASE)	Register	Access ¹	Reset Value ²	Location
0x0108	DMA Channel 8 Priority (DCHPRI8)	R/W	0x08	on page 19-27
0x0109	DMA Channel 9 Priority (DCHPRI9)	R/W	0x09	on page 19-27
0x010A	DMA Channel 10 Priority (DCHPRI10)	R/W	0x0A	on page 19-27
0x010B	DMA Channel 11 Priority (DCHPRI11)	R/W	0x0B	on page 19-27
0x010C	DMA Channel 12 Priority (DCHPRI12)	R/W	0x0C	on page 19-27
0x010D	DMA Channel 13 Priority (DCHPRI13)	R/W	0x0D	on page 19-27
0x010E	DMA Channel 14 Priority (DCHPRI14)	R/W	0x0E	on page 19-27
0x010F	DMA Channel 15 Priority (DCHPRI15)	R/W	0x0F	on page 19-27
0x0110	DMA Channel 16 Priority (DCHPRI16)	R/W	0x10	on page 19-27
0x0111	DMA Channel 17 Priority (DCHPRI17)	R/W	0x11	on page 19-27
0x0112	DMA Channel 18 Priority (DCHPRI18)	R/W	0x12	on page 19-27
0x0113	DMA Channel 19 Priority (DCHPRI19)	R/W	0x13	on page 19-27
0x0114	DMA Channel 20 Priority (DCHPRI20)	R/W	0x14	on page 19-27
0x0115	DMA Channel 21 Priority (DCHPRI21)	R/W	0x15	on page 19-27
0x0116	DMA Channel 22 Priority (DCHPRI22)	R/W	0x16	on page 19-27
0x0117	DMA Channel 23 Priority (DCHPRI23)	R/W	0x17	on page 19-27
0x0118	DMA Channel 24 Priority (DCHPRI24)	R/W	0x18	on page 19-27
0x0119	DMA Channel 25 Priority (DCHPRI25)	R/W	0x19	on page 19-27
0x011A	DMA Channel 26 Priority (DCHPRI26)	R/W	0x1A	on page 19-27
0x011B	DMA Channel 27 Priority (DCHPRI27)	R/W	0x1B	on page 19-27
0x011C	DMA Channel 28 Priority (DCHPRI28)	R/W	0x1C	on page 19-27
0x011D	DMA Channel 29 Priority (DCHPRI29)	R/W	0x1D	on page 19-27
0x011E	DMA Channel 30 Priority (DCHPRI30)	R/W	0x1E	on page 19-27
0x011F	DMA Channel 31 Priority (DCHPRI31)	R/W	0x1F	on page 19-27
0x0120–0x0FFF	Reserved			
0x1000–0x11FC	TCD00–TCD15	R/W	— ³	on page 19-28
0x1200–0x13FC	TCD16–TCD31	R/W	— ³	on page 19-28
0x1400–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ See register for more information.

Table 19-3. eDMA 32-bit memory map

DMA Offset	Register			
0x0000	DMA Control Register (DMACR)			
0x0004	DMA Error Status (DMAES)			
0x0008	Reserved			
0x000C	DMA Enable Request Low (DMAERQL, Channels 31–00)			
0x0010	Reserved			
0x0014	DMA Enable Error Interrupt Low (DMAEEIL, Channels 31–00)			
0x0018	DMA Set Enable Request (DMASERQ)	DMA Clear Enable Request (DMACERQ)	DMA Set Enable Error Interrupt (DMASEEI)	DMA Clear Enable Error Interrupt (DMACEEI)
0x001C	DMA Clear Interrupt Request (DMACINT)	DMA Clear Error (DMACERR)	DMA Set Start Bit (DMASSRT)	DMA Clear Done Status Bit (DMACDNE)
0x0020	Reserved			
0x0024	DMA Interrupt Request Low (DMAINTL, Channels 31–00)			
0x0028	Reserved			
0x002C	DMA Error Low (DMAERRL, Channels 31–00)			
0x0030	Reserved			
0x0034	DMA Hardware Request Status Low (DMAHRSL, Channels 31–00)			
0x0038	DMA General Purpose Output Register (DMAGPOR)			
0x003C–0x00FF	Reserved			
0x0100	DMA Channel 0 Priority (DCHPRI0)	DMA Channel 1 Priority (DCHPRI1)	DMA Channel 2 Priority (DCHPRI2)	DMA Channel 3 Priority (DCHPRI3)
0x0104	DMA Channel 4 Priority (DCHPRI4)	DMA Channel 5 Priority (DCHPRI5)	DMA Channel 6 Priority (DCHPRI6)	DMA Channel 7 Priority (DCHPRI7)
0x0108	DMA Channel 8 Priority (DCHPRI8)	DMA Channel 9 Priority (DCHPRI9)	DMA Channel 10 Priority (DCHPRI10)	DMA Channel 11 Priority (DCHPRI11)
0x010C	DMA Channel 12 Priority (DCHPRI12)	DMA Channel 13 Priority (DCHPRI13)	DMA Channel 14 Priority (DCHPRI14)	DMA Channel 15 Priority (DCHPRI15)
0x0110	DMA Channel 16 Priority (DCHPRI16)	DMA Channel 17 Priority (DCHPRI17)	DMA Channel 18 Priority (DCHPRI18)	DMA Channel 19 Priority (DCHPRI19)
0x0114	DMA Channel 20 Priority (DCHPRI20)	DMA Channel 21 Priority (DCHPRI21)	DMA Channel 22 Priority (DCHPRI22)	DMA Channel 23 Priority (DCHPRI23)
0x0118	DMA Channel 24 Priority (DCHPRI24)	DMA Channel 25 Priority (DCHPRI25)	DMA Channel 26 Priority (DCHPRI26)	DMA Channel 27 Priority (DCHPRI27)
0x011C	DMA Channel 28 Priority (DCHPRI28)	DMA Channel 29 Priority (DCHPRI29)	DMA Channel 30 Priority (DCHPRI30)	DMA Channel 31 Priority (DCHPRI31)
0x0120–0x013F	Reserved			
0x0140–0x0FFF	Reserved			
0x1000–0x11FF	TCD00–TCD15			
0x1200–0x13FF	TCD16–TCD31			
0x1400–0x17FF	Reserved			

19.2.1 Register descriptions

19.2.1.1 DMA Control Register (DMACR)

The 32-bit DMACR defines the basic operating configuration of the eDMA module.

The eDMA module arbitrates channel service requests in groups of 16 channels. This 32-channel configuration has two groups (1,0). Group 1 contains channels 31–16, and group 0 contains channels 15–0.

Arbitration within a group can be configured to use either a fixed-priority or a round-robin selection. In fixed-priority arbitration, the highest priority channel requesting service is selected to execute. The priorities are assigned by the channel priority registers (see [Section 19.2.1.17, DMA Channel n Priority \(DCHPRIn\) register](#)). In round-robin arbitration mode, the channel priorities are ignored and the channels within each group are cycled through without regard to priority.

The group priorities operate in a similar fashion. In group fixed-priority arbitration mode, channel service requests in the highest priority group are executed first where priority level 3 is the highest and priority level 0 is the lowest. The group priorities are assigned in the GRP_nPri registers. All group priorities must have unique values prior to any channel service requests occur, otherwise a configuration error is reported. Unused group priority registers, per configuration, are unimplemented in the DMACR. In group round-robin mode, the group priorities are ignored and the groups are cycled through without regard to priority.

Minor loop offsets are address offset values added to the final source address (saddr) or destination address (daddr) upon minor loop completion. When minor loop offsets are enabled, the minor loop offset (mloff) is added to the final source address (saddr), or the final destination address (daddr), or both prior to the addresses being written back into the TCD. If the major loop is complete, the minor loop offset is ignored and the major loop address offsets (slast and dlast_sga) are used to compute the next saddr and daddr values.

When minor loop mapping is enabled ($DMACR[EMLM] = 1$), TCD_n word2 is redefined. A portion of TCD_n word2 specifies multiple fields: a source enable bit (smloe) to specify the minor loop offset should be applied to the source address (saddr) upon minor loop completion, a destination enable bit (dmloe) to specify the minor loop offset should be applied to the destination address (daddr) upon minor loop completion, and the sign-extended minor loop offset value (mloff). The same offset value (mloff) is used for both source and destination minor loop offsets. When either minor loop offset is enabled (smloe set or dmloe set), the nbytes field is reduced to 10 bits. When both minor loop offsets are disabled (smloe cleared and dmloe cleared), the nbytes field is a 30-bit vector.

When minor loop mapping is disabled ($DMACR[EMLM] = 0$), all 32 bits of TCD_n word2 are assigned to the nbytes field. See [Section 19.2.1.18, Transfer Control Descriptor \(TCD\)](#), for more details.

See [Figure 19-2](#) and [Table 19-4](#) for the DMACR definition.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
W															CX	ECX
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	GRP1PRI		GRP0PRI		EMLM	CLM	HALT	HOE	ERGA	ERCA	EDBG	0
W																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

Figure 19-2. DMA Control Register (DMACR)

Table 19-4. DMACR field descriptions

Field	Description
CX	Cancel Transfer. 0 Normal operation. 1 Cancel the remaining data transfer. Stop the executing channel and force the minor loop to be finished. The cancel takes effect after the last write of the current read/write sequence. The CXFR bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed.
ECX	Error Cancel Transfer. 0 Normal operation. 1 Cancel the remaining data transfer in the same fashion as the CX cancel transfer. Stop the executing channel and force the minor loop to be finished. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel has been honored. In addition to cancelling the transfer, the ECX treats the cancel as an error condition; thus updating the DMAES register and generating an optional error interrupt (see Section 19.2.1.2, DMA Error Status (DMAES)).
GRP1PRI	Channel Group 1 Priority. Group 1 priority level when fixed priority group arbitration is enabled.
GRP0PRI	Channel Group 0 Priority. Group 0 priority level when fixed priority group arbitration is enabled.
EMLM	Enable Minor Loop Mapping. 0 Minor loop mapping disabled. TCDn.word2 is defined as a 32-bit nbytes field. 1 Minor loop mapping enabled. When set, the TCDn.word2 is redefined to include individual enable fields, an offset field and the nbytes field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The nbytes field is reduced when either offset is enabled.
CLM	Continuous Link Mode. 0 A minor loop channel link made to itself goes through channel arbitration before being activated again. 1 A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel is activated again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.
HALT	Halt DMA Operations. 0 Normal operation. 1 Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when the HALT bit is cleared.

Table 19-4. DMACR field descriptions (continued)

Field	Description
HOE	Halt On Error. 0 Normal operation. 1 Any error causes the HALT bit to be set. Subsequently, all service requests are ignored until the HALT bit is cleared.
ERGA	Enable Round-robin Group Arbitration. 0 Fixed priority arbitration is used for selection among the groups. 1 Round-robin arbitration is used for selection among the groups.
ERCA	Enable Round-robin Channel Arbitration. 0 Fixed priority arbitration is used for channel selection within each group. 1 Round-robin arbitration is used for channel selection within each group.
EDBG	Enable Debug. 0 The assertion of the ipg_debug input is ignored. 1 The assertion of the ipg_debug input causes the eDMA module to stall the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when either the ipg_debug input is negated or the EDBG bit is cleared.

19.2.1.2 DMA Error Status (DMAES)

The DMAES register provides information concerning the last recorded channel error. Channel errors can be caused by a configuration error (an illegal setting in the transfer control descriptor or an illegal priority register setting in fixed arbitration mode) or an error termination to a bus master read or write cycle.

A configuration error is caused when the starting source or destination address, source or destination offsets, minor loop byte count and the transfer size represent an inconsistent state. The addresses and offsets must be aligned on 0-modulo-transfer_size boundaries, and the minor loop byte count must be a multiple of the source and destination transfer sizes. All source reads and destination writes must be configured to the natural boundary of the programmed transfer size respectively. In fixed arbitration mode, a configuration error is caused by any two channel priorities being equal within a group, or any group priority levels being equal among the groups. All channel priority levels within a group must be unique and all group priority levels among the groups must be unique when fixed arbitration mode is enabled. If a scatter/gather operation is enabled upon channel completion, a configuration error is reported if the scatter/gather address (dlast_sga) is not aligned on a 32-byte boundary. If minor loop channel linking is enabled upon channel completion, a configuration error is reported when the link is attempted if the TCD.citer.e_link bit does not equal the TCD.biter.e_link bit. All configuration error conditions except scatter/gather and minor loop link error are reported as the channel is activated and assert an error interrupt request, if enabled. A scatter/gather configuration error is reported when the scatter/gather operation begins at major loop completion when properly enabled. A minor loop channel link configuration error is reported when the link operation is serviced at minor loop completion.

If a system bus read or write is terminated with an error, the data transfer is stopped and the appropriate bus error flag set. In this case, the state of the channel's transfer control descriptor is updated by the eDMA engine with the current source address, destination address and current iteration count at the point of the fault. When a system bus error occurs, the channel is terminated after the read or write transaction that is already pipelined after errant access, has completed. If a bus error occurs on the last read prior to beginning the write sequence, the write is performed using the data captured during the bus error. If a bus error occurs

on the last write prior to switching to the next read sequence, the read sequence is performed before the channel is terminated due to the destination bus error.

A transfer may be cancelled by software via the DMACR[CX] bit or hardware via the `dma_cancel_xfer` input signal. When a cancel transfer request is recognized, the eDMA engine stops processing the channel. The current read-write sequence is allowed to finish. If the cancel occurs on the last read-write sequence of a major or minor loop, the cancel request is discarded and the channel retires normally.

The error cancel transfer is the same as a cancel transfer except the DMAES register is updated with the cancelled channel number and error cancel bit is set. The TCD of a cancelled channel has the source address and destination address of the last transfer saved in the TCD. It is the responsibility of the user to initialize the TCD again should the channel need to be restarted because the aforementioned fields have been modified by the eDMA engine and no longer represent the original parameters. When a transfer is cancelled via the error cancel transfer mechanism (setting the DMACR[ECX] or asserting the `dma_err_cancel_xfer` input), the channel number is loaded into the ERRCHN field and the ECX and VLD bits are set in the DMAES register. In addition, an error interrupt may be generated if enabled. See [Section 19.2.1.14, DMA Error Low \(DMAERRL\) register](#), for error interrupt details.

The occurrence of any type of error causes the eDMA engine to immediately stop, and the appropriate channel bit in the DMA Error register to be asserted. At the same time, the details of the error condition are loaded into the DMAES register. The major loop complete indicators, setting the transfer control descriptor done flag and the possible assertion of an interrupt request, are *not* affected when an error is detected. See [Figure 19-3](#) and [Table 19-5](#) for the DMAES definition.

Address: Base + 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ECX
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GPE	CPE	0	ERRCHN				SAE	SOE	DAE	DOE	NCE	SGE	SBE	DBE	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-3. DMA Error Status (DMAES) Register

Table 19-5. DMAES field descriptions

Field	Description
VLD	Logical OR of all DMAERRH and DMAERRL status bits. 0 No DMAERR bits are set. 1 At least one DMAERR bit is set indicating a valid error exists that has not been cleared.
ECX	Transfer cancelled. 0 No cancelled transfers. 1 The last recorded entry was a cancelled transfer via the error cancel transfer input.
GPE	Group Priority Error. 0 No group priority error. 1 The last recorded error was a configuration error in the channel priorities within a group. All channel priorities within a group are not unique.
CPE	Channel Priority Error. 0 No channel priority error. 1 The last recorded error was a configuration error among the group priorities. All group priorities are not unique.
ERRCHN	Error Channel Number or Cancelled Channel Number. The channel number of the last recorded error (excluding GPE and CPE errors) or last recorded transfer that was error cancelled.
SAE	Source Address Error. 0 No source address configuration error. 1 The last recorded error was a configuration error detected in the TCD.saddr field. TCD.saddr is inconsistent with TCD.ssize.
SOE	Source Offset Error. 0 No source offset configuration error. 1 The last recorded error was a configuration error detected in the TCD.soff field. TCD.soff is inconsistent with TCD.ssize.
DAE	Destination Address Error. 0 No destination address configuration error. 1 The last recorded error was a configuration error detected in the TCD.daddr field. TCD.daddr is inconsistent with TCD.dsize.
DOE	Destination Offset Error. 0 No destination offset configuration error. 1 The last recorded error was a configuration error detected in the TCD.doff field. TCD.doff is inconsistent with TCD.dsize.

Table 19-5. DMAES field descriptions (continued)

Field	Description
NCE	Nbytes/Citer Configuration Error. 0 No nbytes/citer configuration error. 1 The last recorded error was a configuration error detected in the TCD.nbytes or TCD.citer fields. TCD.nbytes is not a multiple of TCD.ssize and TCD.dsize, or TCD.citer is equal to zero, or TCD.citer.e_link is not equal to TCD.biter.e_link.
SGE	Scatter/Gather Configuration Error. 0 No scatter/gather configuration error. 1 The last recorded error was a configuration error detected in the TCD.dlast_sga field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCD.e_sg is enabled. TCD.dlast_sga is not on a 32-byte boundary.
SBE	Source Bus Error. 0 No source bus error. 1 The last recorded error was a bus error on a source read.
DBE	Destination Bus Error. 0 No destination bus error. 1 The last recorded error was a bus error on a destination write.

19.2.1.3 DMA Enable Request Low (DMAERQL) Register

The DMA Enable Request Low (DMAERQL) register provides a bit map for the 32 implemented channels to enable the request signal for each channel. DMAEQRL covers channels 31-00. The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the DMASERQ and DMACERQ registers. The DMA{S,C}ERQ registers are provided so that the request enable for a *single* channel can easily be modified without the need to perform a read-modify-write sequence to the DMAERQL register.

Both the DMA request input signal and this enable request flag must be asserted before a channel’s hardware service request is accepted. The state of the DMA enable request flag does *not* affect a channel service request made explicitly through software or a linked channel request. See [Figure 19-4](#) and [Table 19-6](#) for the DMAERQ definition.




Figure 19-4. DMA Enable Request Low (DMAERQL) Register

Table 19-6. DMAERQL field descriptions

Field	Description
ERQ n	Enable DMA Request n . 0 The DMA request signal for channel n is disabled. 1 The DMA request signal for channel n is enabled.

As a given channel completes the processing of its major iteration count, a flag in the transfer control descriptor may affect the ending state of the DMAERQ bit for that channel. If the TCD.d_req bit is set, then the corresponding DMAERQ bit is cleared, disabling the DMA request; else if the d_req bit is cleared, the state of the DMAERQ bit is unaffected.

19.2.1.4 DMA Enable Error Interrupt Low (DMAEEIL) Register

The DMAEEIL register provides a bit map for the 32 implemented channels to enable the error interrupt signal for each channel. DMAEEIL covers channels 31-00. The state of any given channel's error interrupt enable is directly affected by writes to this register; it is also affected by writes to the DMASEEI and DMACEEI registers. The DMA{S,C}EEI registers are provided so that the error interrupt enable for a *single* channel can easily be modified without the need to perform a read-modify-write sequence to the DMAEEIL registers.

Both the DMA error indicator and this error interrupt enable flag must be asserted before an error interrupt request for a given channel is asserted. See [Figure 19-5](#) and [Table 19-7](#) for the DMAEEI definition.

Address: Base + 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-5. DMA Enable Error Interrupt Low (DMAEEIL) Register

Table 19-7. DMAEEIL field descriptions

Field	Description
EEI n	Enable Error Interrupt n . 0 The error signal for channel n does not generate an error interrupt. 1 The assertion of the error signal for channel n generate an error interrupt request.

19.2.1.5 DMA Set Enable Request (DMASERQ) register

The DMASERQ register provides a simple memory-mapped mechanism to set a given bit in the DMAERQL register to enable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the DMAERQL register to be set. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global set function, forcing the entire contents of DMAERQL to be asserted. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-6](#) and [Table 19-8](#) for the DMASERQ definition.




Figure 19-6. DMA Set Enable Request (DMASERQ) register

Table 19-8. DMASERQ field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
SERQ	Set Enable Request. 0–31 Set the corresponding bit in DMAERQL. 32–63 Reserved 64–127 Set all bits in DMAERQL.

19.2.1.6 DMA Clear Enable Request (DMACERQ)

The DMACERQ register provides a simple memory-mapped mechanism to clear a given bit in the DMAERQL register to disable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the DMAERQL register to be cleared. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global clear function, forcing the entire contents of the DMAERQL to be zeroed, disabling all DMA request inputs. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-7](#) and [Table 19-9](#) for the DMACERQ definition.




Figure 19-7. DMA Clear Enable Request (DMACERQ) Register

Table 19-9. DMACERQ field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
CERQ	Clear Enable Request. 0–31 Clear the corresponding bit in DMAERQL. 32–63 Reserved 64–127 Clear all bits in DMAERQL.

19.2.1.7 DMA Set Enable Error Interrupt (DMASEEI) register

The DMA Set Enable Error Interrupt (DMASEEI) register provides a simple memory-mapped mechanism to set a given bit in the DMAEEIL register to enable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the DMAEEIL register to be set. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global set function, forcing the entire contents of DMAEEIL to be asserted. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-8](#) and [Table 19-10](#) for the DMASEEI definition.




Figure 19-8. DMA Set Enable Error Interrupt (DMASEEI) Register

Table 19-10. DMASEEI field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
SEEI	Set Enable Error Interrupt. 0–31 Set the corresponding bit in DMAEEIL. 32–63 Reserved 64–127 Set all bits in DMAEEIL.

19.2.1.8 DMA Clear Enable Error Interrupt (DMACEEI) register

The DMA Clear Enable Error Interrupt (DMACEEI) register provides a simple memory-mapped mechanism to clear a given bit in the DMAEEIL register to disable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the DMAEEIL register to be cleared. A

data value of 64 to 127 (regardless of the number of implemented channels) provides a global clear function, forcing the entire contents of the DMAEEIL to be zeroed, disabling all DMA request inputs. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-9](#) and [Table 19-11](#) for the DMACEEI definition.




Figure 19-9. DMA Clear Enable Error Interrupt (DMACEEI) Register

Table 19-11. DMACEEI field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
CEEI	Clear Enable Error Interrupt. 0–31 Clear the corresponding bit in DMAEEIL. 32–63 Reserved 64–127 Clear all bits in DMAEEIL.

19.2.1.9 DMA Clear Interrupt Request (DMACINT)

The DMACINT register provides a simple memory-mapped mechanism to clear a given bit in the DMAINTL register to disable the interrupt request for a given channel. The given value on a register write causes the corresponding bit in the DMAINTL register to be cleared. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global clear function, forcing the entire contents of the DMAINTL to be zeroed, disabling all DMA interrupt requests. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-10](#) and [Table 19-12](#) for the DMACINT definition.




Figure 19-10. DMA Clear Interrupt Request (DMACINT) Fields

Table 19-12. DMACINT field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
CINT	Clear Interrupt Request. 0–31 Clear the corresponding bit in DMAINTL. 32–63 Reserved 64–127 Clear all bits in DMAINTL.

19.2.1.10 DMA Clear Error (DMACERR) register

The DMA Clear Error (DMACERR) register provides a simple memory-mapped mechanism to clear a given bit in the DMAERRL register to disable the error condition flag for a given channel. The given value on a register write causes the corresponding bit in the DMAERRL register to be cleared. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global clear function, forcing the entire contents of the DMAERRL to be zeroed, clearing all channel error indicators. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Figure 19-11](#) and [Table 19-13](#) for the DMACERR definition.

Address: Base + 0x001D

Access: User write-only




Figure 19-11. DMA Clear Error (DMACERR) Register

Table 19-13. DMACERR field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
CERR	Clear Error Indicator. 0–31 Clear the corresponding bit in DMAERRL. 32–63 Reserved 64–127 Clear all bits in DMAERRL.

19.2.1.11 DMA Set START Bit (DMASSRT) register

The DMA Set START Bit (DMASSRT) register provides a simple memory-mapped mechanism to set the START bit in the TCD of the given channel. The data value on a register write causes the START bit in the corresponding Transfer Control Descriptor to be set. A data value of 64 to 127 (regardless of the

number of implemented channels) provides a global set function, forcing all START bits to be set. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Table 19-30](#) for the TCD START bit definition.




Figure 19-12. DMA Set START Bit (DMASSRT) Register

Table 19-14. DMASSRT field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
SSRT	Set START Bit (Channel Service Request). 0–31 Set the corresponding channel's TCD.start. 32–63 Reserved 64–127 Set all TCD.start bits.

19.2.1.12 DMA Clear DONE Status (DMACDNE) register

The DMA Clear DONE Status (DMACDNE) register provides a simple memory-mapped mechanism to clear the DONE bit in the TCD of the given channel. The data value on a register write causes the DONE bit in the corresponding Transfer Control Descriptor to be cleared. A data value of 64 to 127 (regardless of the number of implemented channels) provides a global clear function, forcing all DONE bits to be cleared. If bit 0 (NOP) is set, the command is ignored. This allows multiple byte registers to be written as a 32-bit word. Reads of this register return all zeroes. See [Table 19-30](#) for the TCD DONE bit definition.




Figure 19-13. DMA Clear DONE Status (DMACDNE) Register

Table 19-15. DMACDNE field descriptions

Field	Description
NOP	No Operation. 0 Normal operation. 1 No operation, ignore bits 6-0.
CDNE	Clear DONE Status Bit. 0–31 Clear the corresponding channel's DONE bit. 32–63 Reserved 64–127 Clear all TCD DONE bits.

19.2.1.13 DMA Interrupt Request Low (DMAINTL) register

The DMA Interrupt Request Low (DMAINTL) register provides a bit map for the 32 implemented channels signaling the presence of an interrupt request for each channel. DMAINTL covers channels 31-00. The eDMA engine signals the occurrence of a programmed interrupt upon the completion of a data transfer as defined in the transfer control descriptor by setting the appropriate bit in this register. The outputs of this register are directly routed to the platform's interrupt controller. During the execution of the interrupt service routine associated with any given channel, it is software's responsibility to clear the appropriate bit, negating the interrupt request. Typically, a write to the DMACINT register in the interrupt service routine is used for this purpose.

The state of any given channel's interrupt request is directly affected by writes to this register; it is also affected by writes to the DMACINT register. On writes to the DMAINT, a one in any bit position clears the corresponding channel's interrupt request. A 0 in any bit position has no affect on the corresponding channel's current interrupt status. The DMACINT register is provided so the interrupt request for a *single* channel can easily be cleared without the need to perform a read-modify-write sequence to the DMAINTL registers. See [Figure 19-14](#) and [Table 19-16](#) for the DMAINT definition.




Figure 19-14. DMA Interrupt Request Low (DMAINTL) Register

Table 19-16. DMAEEL field descriptions

Field	Description
INT n	DMA Interrupt Request n . 0 The interrupt request for channel n is cleared. 1 The interrupt request for channel n is active.

19.2.1.14 DMA Error Low (DMAERRL) register

The DMA Error Low (DMAERRL) register provides a bit map for the 32 implemented channels signaling the presence of an error for each channel. DMAERRL covers channels 31-00. The DMA engine signals the occurrence of a error condition by setting the appropriate bit in this register. The outputs of this register are enabled by the contents of the DMAEEI register, then logically summed across groups of 16 or 32 channels to form several group error interrupt requests, which is then routed to the platform’s interrupt controller. During the execution of the interrupt service routine associated with any DMA errors, it is software’s responsibility to clear the appropriate bit, negating the error interrupt request. Typically, a write to the DMACERR register in the interrupt service routine is used for this purpose. Recall the normal DMA channel completion indicators, setting the transfer control descriptor done flag and the possible assertion of an interrupt request, are *not* affected when an error is detected.

The contents of this register can also be polled and a non-zero value indicates the presence of a channel error, regardless of the state of the DMAEEI register. The state of any given channel’s error indicators is affected by writes to this register; it is also affected by writes to the DMACERR register. On writes to the DMAERR, a one in any bit position clears the corresponding channel’s error status. A zero in any bit position has no affect on the corresponding channel’s current error status. The DMACERR register is provided so the error indicator for a *single* channel can easily be cleared. See [Figure 19-15](#) and [Table 19-17](#) for the DMAERR definition.

Address: Base + 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-15. DMA Error Low (DMAERRL) Register

Table 19-17. DMAERRL field descriptions

Field	Description
ERR n	DMA Error n . 0 An error in channel n has not occurred. 1 An error in channel n has occurred.

19.2.1.15 DMA Hardware Request Status Low (DMAHRSL) register

The DMA Hardware Request Status Low (DMAHRSL) register provides a bit map for the 32 implemented channels to show the current hardware request status for each channel. DMAHRSL covers channels 31-00. Hardware request status reflects the current state of the registered and qualified (via the DMAERQ field)

ipd_req lines as seen by the DMA2's arbitration logic. This view into the hardware request signals may be used for debug purposes.

See [Figure 19-16](#) and [Table 19-18](#) for the DMAHRS definition.

Address: Base + 0x0034 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS	HRS
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-16. DMA Hardware Request Status Low (DMAHRSL) register

Table 19-18. DMAHRSL field descriptions

Field	Description
HRS n	DMA Hardware Request Status n . 0 A hardware service request for channel n is not present. 1 A hardware service request for channel n is present. Note: The hardware request status reflects the state of the request as seen by the arbitration logic. Therefore, this status is affected by the DMAERQ n bit.

19.2.1.16 DMA General Purpose Output Register (DMAGPOR)

The DMA General Purpose Output Register (DMAGPOR) indicates to the Cache Coherency module that writes from this DMA are marked as global. Each bit of the DMAGPOR register corresponds to a particular channel (32 channels in all).

See [Figure 19-17](#) and [Table 19-19](#) for the DMAGPOR definition.

Address: Base + 0x0038 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL	GBL
W	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-17. DMA General Purpose Output Register (DMAGPOR)

Table 19-19. DMAGPOR field descriptions

Field	Description
GBLWn	Global Write Indicator <i>n</i> . 0 Writes from channel <i>n</i> are considered non-global. 1 Writes from channel <i>n</i> are considered global.

19.2.1.17 DMA Channel *n* Priority (DCHPRI*n*) register

When the fixed-priority channel arbitration mode is enabled (DMACR[ERCA] = 0), the contents of these registers define the unique priorities associated with each channel within a group. The channel priorities are evaluated by numeric value, i.e., 0 is the lowest priority, 1 is the next higher priority, then 2, 3, etc. Software must program the channel priorities with unique values, otherwise a configuration error is reported. The range of the priority value is limited to the values of 0–15. When read, the GRPPRI bits of the DCHPRI*n* register reflect the current priority level of the group of channels in which the corresponding channel resides. GRPPRI bits are not affected by writes to the DCHPRI*n* registers. The group priority is assigned in the DMACR. See [Figure 19-2](#) and [Table 19-4](#) for the DMACR definition.

Channel preemption is enabled on a per channel basis by setting the ECP bit in the DCHPRI*n* register. Channel preemption allows the executing channel’s data transfers to be temporarily suspended in favor of starting a higher priority channel. After the preempting channel has completed all of its minor loop data transfers, the preempted channel is restored and resumes execution. After the restored channel completes one read/write sequence, it is again eligible for preemption. If any higher priority channel is requesting service, the restored channel is suspended and the higher priority channel is serviced. Nested preemption (attempting to preempt a preempting channel) is not supported. After a preempting channel begins execution, it cannot be preempted. Preemption is only available when fixed arbitration is selected for both group and channel arbitration modes.

A channel’s ability to preempt another channel can be disabled by setting the DPA bit in the DCHPRI*n* register. When a channel’s preempt ability is disabled, that channel cannot suspend a lower priority channel’s data transfer; regardless of the lower priority channel’s ECP setting. This allows for a pool of low priority, large data moving channels to be defined. These low priority channels can be configured to not preempt each other, thus preventing a low priority channel from consuming the preempt slot normally available a true, high priority channel. See [Figure 19-18](#) and [Table 19-20](#) for the DCHPRI*n* definition.

Address: Base + 0x0100 to 0x011F.
See [Table 19-2](#).

Access: User read/write




Figure 19-18. DMA Channel *n* Priority (DCHPRI*n*) register

NOTES:

¹ Defaults to channel *n* after reset.

Table 19-20. DCHPRIn field descriptions

Field	Description
ECP	Enable Channel Preemption. 0 Channel <i>n</i> cannot be suspended by a higher priority channel's service request. 1 Channel <i>n</i> can be temporarily suspended by the service request of a higher priority channel.
DPA	Disable Preempt Ability. 0 Channel <i>n</i> can suspend a lower priority channel. 1 Channel <i>n</i> cannot suspend any channel, regardless of channel priority.
GRPPRI	Channel <i>n</i> Current Group Priority. Group priority assigned to this channel group when fixed-priority arbitration is enabled. These two bits are read-only; writes are ignored.
CHPRI	Channel <i>n</i> Arbitration Priority. Channel priority when fixed-priority arbitration is enabled.

19.2.1.18 Transfer Control Descriptor (TCD)

Each channel requires a 32-byte transfer control descriptor for defining the desired data movement operation. The TCD structure was previously discussed in detail in [Section 19.1.2, Features](#). The channel descriptors are stored in the local memory in sequential order: channel 0, channel 1, ... channel 31. The definitions of the TCD are presented as eight 32-bit values. [Table 19-21](#) is a 32-bit view of the basic TCD structure.

Table 19-21. TCDn 32-bit memory structure

DMA Offset	TCDn Field	
0x1000 + (32 × <i>n</i>) + 0x00	Source Address (saddr)	
0x1000 + (32 × <i>n</i>) + 0x04	Transfer Attributes (smod, ssize, dmod, dsize)	Signed Source Address Offset (soff)
0x1000 + (32 × <i>n</i>) + 0x08	Signed Minor Loop Offset (smloef, dmloef, mlloef)	Inner "Minor" Byte Count (nbytes)
0x1000 + (32 × <i>n</i>) + 0x0C	Last Source Address Adjustment (slast)	
0x1000 + (32 × <i>n</i>) + 0x10	Destination Address (daddr)	
0x1000 + (32 × <i>n</i>) + 0x14	Current "Major" Iteration Count (citer)	Signed Destination Address Offset (doff)
0x1000 + (32 × <i>n</i>) + 0x18	Last Destination Address Adjustment/Scatter Gather Address (dlast_sga)	
0x1000 + (32 × <i>n</i>) + 0x1C	Beginning "Major" Iteration Count (biter)	Channel Control/Status (bwc, major.linkch, done, active, major.e_link, e_sg, d_req, int_half, int_maj, start)

[Figure 19-19](#) and [Table 19-22](#) define word 0 of the TCDn structure, the saddr field.




Figure 19-19. TCDn Word 0 (TCDn.saddr) field

Table 19-22. TCDn Word 0 (TCDn.saddr) field description

Field	Description
saddr	Source address. Memory address pointing to the source data.

Figure 19-20 and Table 19-23 define word 1 of the TCDn structure, the soff and transfer attribute fields.




Figure 19-20. TCDn Word 1 (TCDn.{soff,smod,ssize,dmod,dsize}) fields

Table 19-23. TCDn Word 1 (TCDn.{soff,smod,ssize,dmod,dsize}) field description

Field	Description
smod	Source address modulo. 0 Source address modulo feature is disabled. non-0 The value defines a specific address bit that is selected to be either the value after saddr + soff calculation is performed or the original register value. This feature provides the ability to easily implement a circular data queue. For data queues requiring power-of-2 “size” bytes, the queue should be based at a 0-modulo-size address and the smod field set to the appropriate value to freeze the upper address bits. The bit select is defined as ((1 << smod[4:0]) - 1) where a resulting 1 in a bit location selects the next state address for the corresponding address bit location and a 0 selects the original register value for the corresponding address bit location. For this application, the soff is typically set to the transfer size to implement post-increment addressing with the smod function constraining the addresses to a 0-modulo-size range.

Table 19-23. TCDn Word 1 (TCDn.{soff,smod,ssize,dmod,dsize}) field description (continued)

Field	Description
ssize	Source data transfer size. 000 8-bit 001 16-bit 010 32-bit 011 64-bit 100 16-byte (32-bit AHB bus, WRAP4 burst) 100 Reserved (64-bit AHB bus) 101 32-byte 110 Reserved 111 Reserved Likewise, the attempted specification of a 16-byte source size in a 64-bit AMBA AHB bus implementation generates a configuration error.
dmod	Destination address modulo. See the smod definition.
dsize	Destination data transfer size. See the ssize definition.
soff	Source address signed offset. Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.

Figure 19-21 and Table 19-24 define word 2 of the TCDn structure, the nbytes field.




Figure 19-21. TCDn Word 2 (TCDn.nbytes) Field (DMACR[EMLM] = 0) field

Table 19-24. TCDn Word 2 (TCDn.nbytes) Field (DMACR[EMLM] = 0) field description

Field	Description
nbytes	<p>Inner “minor” byte transfer count. Number of bytes to be transferred in each service request of the channel.</p> <p>As a channel is activated, the contents of the appropriate TCD is loaded into the eDMA engine, and the appropriate reads and writes performed until the complete byte transfer count has been transferred. This is an indivisible operation and cannot be stalled or halted. After the minor count is exhausted, the current values of the saddr and daddr are written back into the local memory, the major iteration count is decremented and restored to the local memory. If the major iteration count is completed, additional processing is performed.</p> <p>The nbytes value 0x0000_0000 is interpreted as 0x1_0000_0000, thus specifying a 4 GB transfer.</p>

When minor loop mapping (DMACR[EMLM] = 1) is enabled, TCD word2 is redefined as four fields: a source minor loop offset enable, a destination minor loop offset enable, a minor loop offset field, and an nbytes field.




Figure 19-22. TCDn Word 2 (TCDn.nbytes) Field (DMACR[EMLM] = 1) field

Table 19-25. TCDn Word 2 (TCDn.nbytes) Field (DMACR[EMLM] = 1) field description

Field	Description
smloe	<p>Source minor loop offset enable. This flag selects whether the minor loop offset is applied to the source address upon minor loop completion.</p> <p>0 The minor loop offset is not applied to the saddr. 1 The minor loop offset is applied to the saddr.</p>
dmloe	<p>Destination minor loop offset enable. This flag selects whether the minor loop offset is applied to the destination address upon minor loop completion.</p> <p>0 The minor loop offset is not applied to the daddr. 1 The minor loop offset is applied to the daddr.</p>
nbytes[0:19] or mloff[0:19]	<p>Inner “minor” byte transfer count, or Minor loop offset.</p> <p>If both smloe and dmloe are cleared, this field is part of the byte transfer count.</p> <p>If either smloe or dmloe are set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop is completed.</p>

Table 19-25. TCDn Word 2 (TCDn.nbytes) Field (DMACR[EMLM] = 1) field description (continued)

Field	Description
nbytes	<p>Inner “minor” byte transfer count. Number of bytes to be transferred in each service request of the channel.</p> <p>As a channel is activated, the contents of the appropriate TCD is loaded into the eDMA engine, and the appropriate reads and writes performed until the complete byte transfer count has been transferred. This is an indivisible operation and cannot be stalled or halted. After the minor count is exhausted, the current values of the saddr and daddr are written back into the local memory, the major iteration count is decremented and restored to the local memory. If the major iteration count is completed, additional processing is performed.</p> <p>The nbytes value 0x0000_0000 is interpreted as 0x1_0000_0000, thus specifying a 4 GB transfer.</p>

Figure 19-23 and Table 19-26 define word 3 of the TCDn structure, the slast field.




Figure 19-23. TCDn Word 3 (TCDn.slast) field

Table 19-26. TCDn Word 3 (TCDn.slast) field description

Field	Description
slast	<p>Last source address adjustment. Adjustment value added to the source address at the completion of the outer major iteration count. This value can be applied to “restore” the source address to the initial value, or adjust the address to reference the next data structure.</p>

Figure 19-24 and Table 19-27 define word 4 of the TCDn structure, the daddr field.




Figure 19-24. TCDn Word 4 (TCDn.daddr) field

Table 19-27. TCDn Word 4 (TCDn.daddr) field description

Field	Description
daddr	Destination address. Memory address pointing to the destination data.

Figure 19-25 and Table 19-28 define word 5 of the TCDn structure, the citer and doff fields.




Figure 19-25. TCDn Word 5 (TCDn.{citer,doff}) fields

Table 19-28. TCDn Word 5 (TCDn.{citer,doff}) field description

Field	Description
citer.e_link	<p>Enable channel-to-channel linking on minor loop complete. As the channel completes the inner minor loop, this flag enables the linking to another channel, defined by citer.linkch[5:0]. The link target channel initiates a channel service request via an internal mechanism that sets the TCD.start bit of the specified channel. If channel linking is disabled, the citer value is extended to 15 bits in place of a link channel number. If the “major” loop is exhausted, this link mechanism is suppressed in favor of the major.e_link channel linking. <i>This bit must be equal to the biter.e_link bit, otherwise a configuration error is reported.</i></p> <p>0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.</p>

Table 19-28. TCDn Word 5 (TCDn.{citer,doff}) field description (continued)

Field	Description
citer[0:4] or citer.linkch[0:4]	<p>Current “major” iteration count or Link channel number.</p> <p>if (TCD.citer.e_link = 0) then No channel-to-channel linking (or chaining) is performed after the inner “minor” loop is exhausted. TCD word 5, bits [30:25] are used to form a 15 bit citer field.</p> <p>else After the “minor” loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by citer.linkch[0:4] by setting that channel’s TCD.start bit.</p> <p>The value contained in citer.linkch[0:4] must not exceed the number of implemented channels.</p>
citer[6:14]	<p>Current “major” iteration count. This 9- or 15-bit count represents the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. Once the major iteration count is exhausted, the channel performs a number of operations (e.g., final source and destination address calculations), optionally generating an interrupt to signal channel completion before reloading the citer field from the beginning iteration count (biter) field.</p> <p>When the citer field is initially loaded by software, it must be set to the same value as that contained in the biter field.</p> <p>If the channel is configured to execute a single service request, the initial values of biter and citer should be 0x0001.</p>
doff[16:31]	Destination address signed offset. Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.

Figure 19-26 and Table 19-29 define word 6 of the TCDn structure, the dlast_sga field.




Figure 19-26. TCDn Word 6 (TCDn.dlast_sga) field

Table 19-29. TCDn Word 6 (TCDn.dlast_sga) field description

Field	Description
dlast_sga	<p>Last destination address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather).</p> <p>if (TCD.e_sg = 0) then Adjustment value added to the destination address at the completion of the outer major iteration count.</p> <p>This value can be applied to “restore” the destination address to the initial value, or adjust the address to reference the next data structure.</p> <p>else This address points to the beginning of a 0-modulo-32 region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32, else a configuration error is reported.</p>

Figure 19-27 and Table 19-30 define word 7 of the TCDn structure, the biter and control/status fields.




Figure 19-27. TCDn Word 7 (TCDn.{biter,control/status}) fields

Table 19-30. TCDn Word 7 (TCDn.{biter,control/status}) field description

Field	Description
biter.e_link	<p>Enable channel-to-channel linking on minor loop complete. This is the initial value copied into the citer.e_link field when the major loop is completed. The citer.e_link field controls channel linking during channel execution. <i>This bit must be equal to the citer.e_link bit, otherwise a configuration error is reported.</i></p> <p>0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.</p>

Table 19-30. TCDn Word 7 (TCDn.{biter,control/status}) field description (continued)

Field	Description
biter[0:4] or biter.linkch[0:4]	Beginning “major” iteration count or Beginning Link channel number. This is the initial value copied into the citer field or citer.linkch field when the major loop is completed. The citer fields controls the iteration count and linking during channel execution. if (TCD.biter.e_link = 0) then No channel-to-channel linking (or chaining) is performed after the inner “minor” loop is exhausted. TCD word 5, bits [30:25] are used to form a 15 bit biter field. else After the “minor” loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by biter.linkch[5:0] by setting that channel's TCD.start bit. The value contained in biter.linkch[5:0] must not exceed the number of implemented channels.
biter[6:14]	Beginning “major” iteration count. This is the initial value copied into the citer field or citer.linkch field when the major loop is completed. The citer fields controls the iteration count and linking during channel execution. This 9- or 15-bit count represents the beginning major loop count for the channel. As the major iteration count is exhausted, the contents of the entire 16-bit biter entry is reloaded into the 16-bit citer entry. When the biter field is initially loaded by software, it must be set to the same value as that contained in the citer field. If the channel is configured to execute a single service request, the initial values of biter and citer should be 0x0001.
bwc[0:1]	Bandwidth control. This two-bit field provides a mechanism to effectively throttle the amount of bus bandwidth consumed by the eDMA module. In general, as the DMA processes the inner minor loop, it continuously generates read/write, read/write, ... sequences until the minor count is exhausted. This field forces the eDMA module to stall after the completion of each read/write access to control the bus request bandwidth seen by the platform's cross-bar arbitration switch. To minimize start-up latency, bandwidth control stalls are suppressed for the first two AHB bus cycles and after the last write of each minor loop. The dynamic priority elevation setting elevates the priority of the eDMA module as seen by the cross-bar arbitration switch for the executing channel. Dynamic priority elevation is suppressed during the first two AHB bus cycles. 00 No eDMA engine stalls. 01 Dynamic priority elevation. 10 eDMA engine stalls for 4 cycles after each r/w. 11 eDMA engine stalls for 8 cycles after each r/w.
major.linkch [0:4]	Link channel number. if (TCD.major.e_link = 0) then No channel-to-channel linking (or chaining) is performed after the outer “major” loop counter is exhausted. else After the “major” loop counter is exhausted, the eDMA engine initiates a channel service request at the channel defined by major.linkch[5:0] by setting that channel's TCD.start bit. The value contained in major.linkch[5:0] must not exceed the number of implemented channels.
done	Channel done. This flag indicates the eDMA module has completed the outer major loop. It is set by the eDMA engine as the citer count reaches zero; it is cleared by software, or the hardware when the channel is activated. This bit must be cleared in order to write the major.e_link or e_sg bits.
active	Channel active. This flag signals the channel is currently in execution. It is set when channel service begins, and is cleared by the eDMA engine as the inner minor loop completes or if any error condition is detected.

Table 19-30. TCDn Word 7 (TCDn.{biter,control/status}) field description (continued)

Field	Description
major.e_link	<p>Enable channel-to-channel linking on major loop complete. As the channel completes the outer major loop, this flag enables the linking to another channel, defined by major.linkch[5:0]. The link target channel initiates a channel service request via an internal mechanism that sets the TCD.start bit of the specified channel. <i>To support the dynamic linking coherency model, this field is forced to zero when written to while the TCD.done bit is set.</i></p> <p>0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.</p>
e_sg	<p>Enable scatter/gather processing. As the channel completes the outer major loop, this flag enables scatter/gather processing in the current channel. If enabled, the eDMA engine uses dlast_sga as a memory pointer to a 0-modulo-32 address containing a 32-byte data structure which is loaded as the transfer control descriptor into the local memory. <i>To support the dynamic scatter/gather coherency model, this field is forced to zero when written to while the TCD.done bit is set.</i></p> <p>0 The current channel's TCD is "normal" format. 1 The current channel's TCD specifies a scatter gather format. The dlast_sga field provides a memory pointer to the next TCD to be loaded into this channel after the outer major loop completes its execution.</p>
d_req	<p>Disable request. If this flag is set, the eDMA hardware automatically clears the corresponding DMAERQ bit when the current major iteration count reaches zero.</p> <p>0 The channel's DMAERQ bit is not affected. 1 The channel's DMAERQ bit is cleared when the outer major loop is complete.</p>
int_half	<p>Enable an interrupt when major counter is half complete. If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the DMAINT register when the current major iteration count reaches the halfway point. Specifically, the comparison performed by the eDMA engine is (citer == (biter >> 1)). This halfway point interrupt request is provided to support double-buffered schemes or other types of data movement where the processor needs an early indication of the transfer's progress. The halfway complete interrupt is disabled when biter values are less than two.</p> <p>0 The half-point interrupt is disabled. 1 The half-point interrupt is enabled.</p>
int_maj	<p>Enable an interrupt when major iteration count completes. If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the DMAINT register when the current major iteration count reaches zero.</p> <p>0 The end-of-major loop interrupt is disabled. 1 The end-of-major loop interrupt is enabled.</p>
start	<p>Channel start. If this flag is set, the channel is requesting service. The eDMA hardware automatically clears this flag after the channel begins execution.</p> <p>0 The channel is not explicitly started. 1 The channel is explicitly started via a software initiated service request.</p>

19.3 Functional description

This section provides an overview of the microarchitecture and functional operation of the eDMA module.

19.3.1 eDMA microarchitecture

The eDMA module is partitioned into two major modules: the eDMA engine and the transfer control descriptor local memory. Additionally, the eDMA engine is further partitioned into the following submodules:

- eDMA engine
 - *addr_path*: This module implements registered versions of two channel transfer control descriptors: channel “x” and channel “y,” and is responsible for all the master bus address calculations. All the implemented channels provide the exact same functionality. This hardware structure allows the data transfers associated with one channel to be preempted after the completion of a read/write sequence if a higher priority channel service request is asserted while the first channel is active. Once a channel is activated, it runs until the minor loop is completed unless preempted by a higher priority channel. This capability provides a mechanism (optionally enabled by DCHPRIn[ECP]) where a large data move operation can be preempted to minimize the time another channel is blocked from execution.

When any other channel is activated, the contents of its transfer control descriptor is read from the local memory and loaded into the registers of the other *addr_path.channel_{x,y}*. Once the inner minor loop completes execution, the *addr_path* hardware writes the new values for the *TCDn.{saddr, daddr, citer}* back into the local memory. If the major iteration count is exhausted, additional processing is performed, including the final address pointer updates, reloading the *TCDn.citer* field, and a possible fetch of the next *TCDn* from memory as part of a scatter/gather operation.

- *data_path*: This module implements the actual bus master read/write datapath. It includes 32 bytes of register storage (matching the maximum transfer size) and the necessary mux logic to support any required data alignment. The AMBA-AHB read data bus is the primary input, and the AHB write data bus is the primary output.

The *addr_* and *data_path* modules directly support the 2-stage pipelined AMBA-AHB bus. The *addr_path* module represents the 1st stage of the bus pipeline (the address phase), while the *data_path* module implements the 2nd stage of the pipeline (the data phase).

- *pmodel_charb*: This module implements the first section of the eDMA module’s programming model as well as the channel arbitration logic. The programming model registers are connected to the IPS bus (not shown). The *ipd_req[n]* inputs and *dma_ipi_int[n]* outputs are also connected to this module (via the control logic).
 - *control*: This module provides all the control functions for the eDMA engine. For data transfers where the source and destination sizes are equal, the eDMA engine performs a series of source read, destination write operations until the number of bytes specified in the inner ‘minor loop’ byte count has been moved. For descriptors where the sizes are not equal, multiple access of the smaller size data are required for each reference of the larger size. As an example, if the source size references 16-bit data and the destination is 32-bit data, two reads are performed, then one 32-bit write.
- transfer_control_descriptor local memory

- *memory controller*: This logic implements the required dual-ported controller, handling accesses from both the eDMA engine as well as references from the IPS bus. As noted earlier, in the event of simultaneous accesses, the eDMA engine is given priority and the IPS transaction is stalled. The hooks to a BIST controller for the local TCD memory are included in this module.
- *memory array*: The TCD is implemented using a single-ported, synchronous compiled RAM memory array

19.3.2 DMA basic data flow

The basic flow of a data transfer can be partitioned into three segments. As shown in [Figure 19-28](#), the first segment involves the channel service request. In the diagram, this example uses the assertion of the `ipd_req[n]` signal to request service for channel n . Channel service request via software and the `TCDn.start` bit follows the same basic flow as an `ipd_req`. The `ipd_req[n]` input signal is registered internally and then routed to through the eDMA engine, first through the control module, then into the programming model/channel arbitration (`pmodel_charb`) module. In the next cycle, the channel arbitration is performed, either using the fixed-priority or round-robin algorithm. After the arbitration is complete, the activated channel number is sent through the address path (`addr_path`) and converted into the required address to access the TCD local memory. Next, the TCD memory is accessed and the required descriptor read from the local memory and loaded into the `dma_engine.addr_path.channel_{x,y}` registers. The TCD memory is organized 64-bits in width to minimize the time needed to fetch the activated channel's descriptor and load it into the `dma_engine.addr_path.channel_{x,y}` registers.




Figure 19-28. DMA operation, part 1

In the second part of the basic data flow as shown in [Figure 19-29](#), the modules associated with the data transfer (`addr_path`, `data_path` and `control`) sequence through the required source reads and destination writes to perform the actual data movement. The source reads are initiated and the fetched data is temporarily stored in the `data_path` module until it is gated onto the AMBA-AHB bus during the destination write. This source read/destination write processing continues until the inner minor byte count has been transferred. The `dma_ipd_done[n]` signal is asserted at the end of the minor byte count transfer.




Figure 19-29. DMA operation, part 2

Once the inner minor byte count has been moved, the final phase of the basic data flow is performed. In this segment, the `addr_path` logic performs the required updates to certain fields in the channel's TCD, e.g., `saddr`, `daddr`, `citer`. When the outer major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the biter field into the `citer`. Additionally, assertion of an optional interrupt request occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor. The updates to the TCD memory and the assertion of an interrupt request are shown in [Figure 19-30](#).




Figure 19-30. DMA operation, part 3

19.3.3 DMA performance

This section addresses the performance of the eDMA module, focusing on two separate metrics. In the traditional data movement context, performance is best expressed as the peak data transfer rates achieved using the eDMA module. In most implementations, this transfer rate is limited by the speed of the source and destination address spaces. In a second context where device-paced movement of single data values to/from peripherals is dominant, a measure of the requests that can be serviced in a fixed time is a more interesting metric. In this environment, the speed of the source and destination address spaces remains important, but the microarchitecture of the eDMA module also factors significantly into the resulting metric.

The peak transfer rates for several different source and destination transfers are shown in [Table 19-31](#). The following assumptions apply to [Table 19-31](#) and [Table 19-32](#):

- SRAM can be accessed with zero wait-states when viewed from the AMBA-AHB data phase
- All IPS accesses are 32 bits in size

Table 19-31 presents a peak transfer rate comparison, measured in megabytes per second. In this table, the SRAM-to-SRAM transfers occur at the native platform datapath width, i.e., either 32- or 64-bits per access. For all transfers involving the IPS bus, 32-bit transfer sizes are used. In all cases, the transfer rate includes the time to read the source plus the time to write the destination.

Table 19-31. DMA peak transfer rates (MB/s)

Platform Speed, Width	SRAM-to-SRAM	32-bit IPS-to-SRAM	SRAM-to-32-bit IPS
66.7 MHz, 32-bit	133.3	66.7	53.3
66.7 MHz, 64-bit ¹	266.7	—	—
83.3 MHz, 32-bit	166.7	83.3	66.7
83.3 MHz, 64-bit	333.3	—	—
100.0 MHz, 32-bit	200.0	100.0	80.0
100.0 MHz, 64-bit	400.0	—	—
133.3 MHz, 32-bit	266.7	133.3	106.7
133.3 MHz, 64-bit	533.3	—	—
150.0 MHz, 32-bit	300.0	150.0	120.0
150.0 MHz, 64-bit	600.0	—	—

NOTES:

¹ 64-bit writes to peripherals are not supported.

The second performance metric is a measure of the number of DMA requests that can be serviced in a given amount of time. For this metric, it is assumed the peripheral request causes the channel to move a single IPS-mapped operand to/from the platform SRAM. The same timing assumptions used in the previous example apply to this calculation. In particular, this metric also reflects the time required to activate the channel. The eDMA design supports the following hardware service request sequence:

- Cycle 1: ipd_req[n] is asserted.
- Cycle 2: The ipd_req[n] is registered locally in the eDMA module and qualified (TCD.start bit initiated requests start at this point with the registering of the IPS write to TCD word7).
- Cycle 3: Channel arbitration begins.
- Cycle 4: Channel arbitration completes. The transfer control descriptor local memory read is initiated.
- Cycle 5–6: The first two parts of the activated channel’s TCD is read from the local memory. The memory width to the eDMA engine is 64 bits, so the entire descriptor can be accessed in four cycles.
- Cycle 7: The first AMBA-AHB read cycle is initiated, as the third part of the channel’s TCD is read from the local memory. Depending on the state of the platform’s crossbar switch, arbitration at the system bus may insert an additional cycle of delay here.
- Cycle 8–?: The last part of the TCD is read in. This cycle represents the first data phase for the read, and the address phase for the destination write.
The exact timing from this point is a function of the response times for the channel’s read and write accesses. In this case of an IPS read and a platform SRAM write, the combined data phase time is 4 cycles. For an SRAM read and IPS write, it is 5 cycles.
- Cycle ? + 1: This cycle represents the data phase of the last destination write.

- Cycle ? + 2: The eDMA engine completes the execution of the inner minor loop and prepares to write back the required TCD_n fields into the local memory. TCD word7 is read and checked for channel linking or scatter/gather requests.
- Cycle ? + 3: The appropriate fields in the first part of the TCD_n are written back into the local memory.
- Cycle ? + 4 : The fields in the second part of the TCD_n are written back into the local memory. This cycle coincides with the next channel arbitration cycle start.
- Cycle ? + 5: The next channel to be activated performs the read of the first part of its TCD from the local memory. This is equivalent to Cycle 4 for the first channel's service request.

Assuming zero wait states on the AHB system bus, DMA requests can be processed every 9 cycles. Assuming an average of the access times associated with IPS-to-SRAM (4 cycles) and SRAM-to-IPS (5 cycles), DMA requests can be processed every 11.5 cycles $(4 + (4 + 5) \div 2 + 3)$. This is the time from Cycle 4 to Cycle ? + 5. The resulting peak request rate, as a function of the platform frequency, is shown in [Table 19-32](#). This metric represents millions of requests per second.

Table 19-32. DMA peak request rate (MReq/sec)

Platform Speed	Request Rate (zero wait state)	Request Rate (with wait states)
66.6 MHz	7.4	5.8
83.3 MHz	9.2	7.2
100.0 MHz	11.1	8.7
133.3 MHz	14.8	11.6
150.0 MHz	16.6	13.0

A general formula to compute the peak request rate (with overlapping requests) is:

$$\text{PEAKreq} = \text{freq} \div [\text{entry} + (1 + \text{read_ws}) + (1 + \text{write_ws}) + \text{exit}] \quad \text{Eqn. 19-1}$$

where:

PEAKreq —	peak request rate
freq —	platform frequency
entry —	channel startup (4 cycles)
read_ws —	wait states seen during the system bus read data phase
write_ws —	wait states seen during the system bus write data phase
exit —	channel shutdown (3 cycles)

For example: consider a platform with the following characteristics:

- Platform SRAM can be accessed with one wait-state when viewed from the AMBA-AHB data phase
- All IPS reads require 2 wait states, and IPS writes 3 wait-states, again viewed from the system bus data phase



- Platform operates at 150 MHz

For an SRAM to IPS transfer:

$$PEAKreq = 150 \text{ MHz} \div [4 + (1 + 1) + (1 + 3) + 3] \text{ cycles} = 11.5 \text{ Mreq/sec}$$

For an IPS to SRAM transfer:

$$PEAKreq = 150 \text{ MHz} \div [4 + (1 + 2) + (1 + 1) + 3] \text{ cycles} = 12.5 \text{ Mreq/sec}$$

Assuming an even distribution of the two transfer types, the average Peak Request Rate would be:

$$PEAKreq = (11.5 \text{ Mreq/sec} + 12.5 \text{ Mreq/sec}) \div 2 = 12.0 \text{ Mreq/sec}$$

The minimum number of cycles to perform a single read/write, zero wait states on the system bus, from a cold start (where no channel is executing, DMA is idle) are:

- 11 cycles for a software (TCD.start bit) request
- 12 cycles for a hardware (ipd_req signal) request

Two cycles account for the arbitration pipeline and one extra cycle on the hardware request resulting from the internal registering of the ipd_req signals. For the peak request rate calculations above, the arbitration and request registering is absorbed in or overlap the previous executing channel.

NOTE

When channel linking or scatter/gather is enabled, a two cycle delay is imposed on the next channel selection and startup. This allows the link channel or the scatter/gather channel to be eligible and considered in the arbitration pool for next channel selection.

19.4 Initialization/application information

19.4.1 DMA initialization

A typical initialization of the eDMA module is:

1. Write the DMACR register if a configuration other than the default is desired.
2. Write the channel priority levels into the DCHPRI_n registers if a configuration other than the default is desired.
3. Enable error interrupts in the DMAEEI registers if so desired.
4. Write the 32-byte TCD for each channel that may request service.
5. Enable any hardware service requests via the DMAERQ register.
6. Request channel service by either software (setting the TCD.start bit) or by hardware (slave device asserting its ipd_req signal).

After any channel requests service, a channel is selected for execution based on the arbitration and priority levels written into the programmer's model. The eDMA engine reads the entire TCD for the selected channel into its internal address path module. As the TCD is being read, the first transfer is initiated on the AHB bus unless a configuration error is detected. Transfers from the source (as defined by the source address, TCD.saddr) to the destination (as defined by the destination address, TCD.daddr) continue until

the specified number of bytes (TCD.nbytes) have been transferred. When the transfer is complete, the eDMA engine's local TCD.saddr, TCD.daddr, and TCD.citer are written back to the main TCD memory and any minor loop channel linking is performed, if enabled. If the major loop is exhausted, further post processing is executed (e.g., interrupts, major loop channel linking, and scatter/gather operations, if enabled).

19.4.2 DMA programming errors

The eDMA module performs various tests on the Transfer Control Descriptor to verify consistency in the descriptor data. Most programming errors are reported on a per channel basis with the exception of two errors; Group Priority Error and Channel Priority Error, GPE and CPE in the DMAES register respectively.

For all error types other than Group or Channel Priority Errors, the channel number causing the error is recorded in the DMAES register. If the error source is not removed before the next activation of the problem channel, the error is detected and recorded again.

The sequence listed below is correct. For item 2, the `dma_ipd_ack{done}` lines assert only if the selected channel is requesting service via the `ipd_req` signal. The typical application enables error interrupts for all channels. So the user gets an error interrupt, but the channel number for the DMAERR register and the error interrupt request line may be wrong because they reflect the selected channel.

Channel priority errors are identified within a group after that group has been selected as the active group. For example:

1. The eDMA module is configured for fixed group and fixed channel arbitration modes.
2. Group1 is the highest priority and all channels are unique in that group.
3. Group0 is the next highest priority and has two channels with the same priority level.
4. If Group1 has any service requests, those requests are executed.
5. Once all of Group1 requests have completed, Group0 becomes the next active group.
6. If Group0 has a service request, then an undefined channel in Group0 is selected and a channel priority error occurs.
7. This repeats until the all the Group0 requests have been removed or a higher priority Group1 request comes in.

A group priority error is global and any request in any group causes a group priority error.

In general, if priority levels are not unique, the highest (channel/group) priority that has an active request is selected, but the lowest numbered (channel/group) with that priority is selected by arbitration and executed by the eDMA engine. The hardware service request handshake signals, error interrupts, and error reporting are associated with the selected channel.

19.4.3 DMA arbitration mode considerations

19.4.3.1 Fixed group arbitration, fixed channel arbitration

In this mode, the channel service request from the highest priority channel in the highest priority group is selected to execute. If the eDMA module is programmed so the channels within one group use “fixed”

priorities, and that group is assigned the highest “fixed” priority of all groups, it is possible for that group to take all the bandwidth of the eDMA controller — i.e., no other groups will be serviced if there is always at least one DMA request pending on a channel in the highest priority group when the controller arbitrates the next DMA request.

The advantage of this scenario is that latency can be small for channels that need to be serviced quickly. Preemption is available in this scenario only.

19.4.3.2 Round-robin group arbitration, fixed channel arbitration

The occurrence of one or more DMA requests from one or more groups, the channel with the highest priority from a specific group is serviced first. Groups are serviced starting with the highest group number with an service request and rotating through to the lowest group number containing a service request.

Once the channel request is serviced, the group round-robin algorithm selects the highest pending request from the next group in the round-robin sequence. Servicing continues round-robin, always servicing the highest priority channel in the next group in the sequence, or just skipping a group if it has no pending requests.

If a channel requests service at a rate that equals or exceeds the round-robin service rate, then that channel always is serviced before lower priority channels in the same group, and thus the lower priority channels never are serviced.

The advantage of this scenario is that no one group uses all the DMA bandwidth.

The highest priority channel selection latency is potentially greater than fixed/fixed arbitration.

Excessive request rates on high priority channels can prevent the servicing of lower priority channels in the same group.

19.4.3.3 Round-robin group arbitration, round-robin channel arbitration

Groups are serviced as described in [Section 19.4.3.2, Round-robin group arbitration, fixed channel arbitration](#), but this time channels are serviced in channel number order. Only one channel is serviced from each requesting group for each round-robin pass through the groups.

Within each group, channels are serviced starting with the highest channel number and rotating through to the lowest channel number without regard to channel priority levels.

Because channels are serviced in round-robin manner, any channel that generates DMA requests faster than a combination of the group round-robin service rate and the channel service rate for its group does not prevent the servicing of other channels in its group. Any DMA requests that are not serviced are lost, but at least one channel will be serviced.

This scenario ensures that all channels are guaranteed service at some point, regardless of the request rates. However, the potential latency could be quite high.

All channels are treated equally. Priority levels are not used in round-robin/round-robin mode.

19.4.3.4 Fixed group arbitration, round-robin channel arbitration

The highest priority group with a request is serviced. Lower priority groups are serviced if no pending requests exist in the higher priority groups.

Within each group, channels are serviced starting with the highest channel number and rotating through to the lowest channel number without regard to the channel priority levels assigned within the group.

This scenario could cause the same bandwidth consumption problem as indicated in [Section 19.4.3.1, Fixed group arbitration, fixed channel arbitration](#), but all the channels in the highest priority group are serviced.

Service latency is short on the highest priority group, but can become much longer as the group priority decreases.

19.4.4 DMA transfer

19.4.4.1 Single request

To perform a transfer of n bytes of data with one activation, set the major loop to one ($\text{TCD.citer} = \text{TCD.biter} = 1$). The data transfer begins after the channel service request is acknowledged and the channel is selected to execute. Once the transfer is complete, the TCD.done bit is set and an interrupt is generated (if properly enabled).

For example, the following TCD entry is configured to transfer 16 bytes of data. The eDMA module is programmed for one iteration of the major loop transferring 16 bytes per iteration. The source memory has a byte-wide memory port located at $0x1000$. The destination memory has a word wide port located at $0x2000$. The address offsets are programmed in increments to match the size of the transfer; one byte for the source and four bytes for the destination. The final source and destination addresses are adjusted to return to their beginning values.

TCD.citer	$= \text{TCD.biter} = 1$
TCD.nbytes	$= 16$
TCD.saddr	$= 0x1000$
TCD.soff	$= 1$
TCD.ssize	$= 0$
TCD.slast	$= -16$
TCD.daddr	$= 0x2000$
TCD.doff	$= 4$
TCD.dsize	$= 2$
TCD.dlast_sga	$= -16$
TCD.int_maj	$= 1$
TCD.start	$= 1$ (TCD.word7 should be written last after all other fields have been initialized)

All other TCD fields = 0

This generates the following sequence of events:

1. IPS write to the TCD.start bit requests channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes: TCD.done = 0, TCD.start = 0, TCD.active = 1
4. eDMA engine reads: channel TCD data from local memory to internal register file.
5. The source to destination transfers are executed as follows:
 - a. read_byte(0x1000), read_byte(0x1001), read_byte(0x1002), read_byte(0x1003)
 - b. write_word(0x2000) → *first iteration of the minor loop*
 - c. read_byte(0x1004), read_byte(0x1005), read_byte(0x1006), read_byte(0x1007)
 - d. write_word(0x2004) → *second iteration of the minor loop*
 - e. read_byte(0x1008), read_byte(0x1009), read_byte(0x100A), read_byte(0x100B)
 - f. write_word(0x2008) → *third iteration of the minor loop*
 - g. read_byte(0x100C), read_byte(0x100D), read_byte(0x100E), read_byte(0x100F)
 - h. write_word(0x200C) → *last iteration of the minor loop* → *major loop complete*
6. eDMA engine writes: TCD.saddr = 0x1000, TCD.daddr = 0x2000, TCD.citer = 1 (TCD.biter)
7. eDMA engine writes: TCD.active = 0, TCD.done = 1, DMAINT[n] = 1
8. The channel retires.

The eDMA module goes idle or services next channel.

19.4.4.2 Multiple requests

The next example is the same as the previous example, with the exception of transferring 32 bytes via two hardware requests. The only fields that change are the major loop iteration count and the final address offsets. The eDMA module is programmed for two iterations of the major loop transferring 16 bytes per iteration. After the channel's hardware requests is enabled in the DMAERQ register, channel service requests are initiated by the slave device.

TCD.citer	= TCD.biter = 2
TCD.slast	= -32
TCD.dlast_sga	= -32

This would generate the following sequence of events:

1. First hardware (ipd_req) request for channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes: TCD.done = 0, TCD.start = 0, TCD.active = 1
4. eDMA engine reads: channel TCD data from local memory to internal register file.
5. The source to destination transfers are executed as follows:
 - a. read_byte(0x1000), read_byte(0x1001), read_byte(0x1002), read_byte(0x1003)
 - b. write_word(0x2000) → *first iteration of the minor loop*

- c. read_byte(0x1004), read_byte(0x1005), read_byte(0x1006), read_byte(0x1007)
 - d. write_word(0x2004) → *second iteration of the minor loop*
 - e. read_byte(0x1008), read_byte(0x1009), read_byte(0x100A), read_byte(0x100B)
 - f. write_word(0x2008) → *third iteration of the minor loop*
 - g. read_byte(0x100C), read_byte(0x100D), read_byte(0x100E), read_byte(0x100F)
 - h. write_word(0x200C) → *last iteration of the minor loop*
6. eDMA engine writes: TCD.saddr = 0x1010, TCD.daddr = 0x2010, TCD.citer = 1
 7. eDMA engine writes: TCD.active = 0
 8. The channel retires → *one iteration of the major loop*

The eDMA module goes idle or services next channel.

9. Second hardware (ipd_req) requests channel service.
10. The channel is selected by arbitration for servicing.
11. eDMA engine writes: TCD.done = 0, TCD.start = 0, TCD.active = 1
12. eDMA engine reads: channel TCD data from local memory to internal register file.
13. The source to destination transfers are executed as follows:
 - a. read_byte(0x1010), read_byte(0x1011), read_byte(0x1012), read_byte(0x1013)
 - b. write_word(0x2010) → *first iteration of the minor loop*
 - c. read_byte(0x1014), read_byte(0x1015), read_byte(0x1016), read_byte(0x1017)
 - d. write_word(0x2014) → *second iteration of the minor loop*
 - e. read_byte(0x1018), read_byte(0x1019), read_byte(0x101A), read_byte(0x101B)
 - f. write_word(0x2018) → *third iteration of the minor loop*
 - g. read_byte(0x101C), read_byte(0x101D), read_byte(0x101E), read_byte(0x101F)
 - h. write_word(0x201C) → *last iteration of the minor loop* → *major loop complete*
14. eDMA engine writes: TCD.saddr = 0x1000, TCD.daddr = 0x2000, TCD.citer = 2 (TCD.biter)
15. eDMA engine writes: TCD.active = 0, TCD.done = 1, DMAINT[n] = 1
16. The channel retires → *major loop complete*

The eDMA module goes idle or services the next channel.

19.4.5 TCD status

19.4.5.1 Minor loop complete

There are two methods to test for minor loop completion when using software initiated service requests. The first method is to read the TCD.citer field and test for a change. Another method may be extracted from the sequence shown below. The second method is to test the TCD.start bit AND the TCD.active bit. The minor loop complete condition is indicated by both bits reading zero after the TCD.start was written

to a one. Polling the TCD.active bit may be inconclusive because the active status may be missed if the channel execution is short in duration.

The TCD status bits execute the following sequence for a software activated channel:

1. TCD.start = 1, TCD.active = 0, TCD.done = 0 (channel service request via software)
2. TCD.start = 0, TCD.active = 1, TCD.done = 0 (channel is executing)
3. TCD.start = 0, TCD.active = 0, TCD.done = 0 (channel has completed the minor loop and is idle)
or
TCD.start = 0, TCD.active = 0, TCD.done = 1 (channel has completed the major loop and is idle)

The best method to test for minor loop completion when using hardware initiated service requests is to read the TCD.citer field and test for a change. The hardware request and acknowledge handshakes signals are not visible in the programmer's model.

The TCD status bits execute the following sequence for a hardware activated channel:

1. ipd_req asserts (channel service request via hardware)
2. TCD.start = 0, TCD.active = 1, TCD.done = 0 (channel is executing)
3. TCD.start = 0, TCD.active = 0, TCD.done = 0 (channel has completed the minor loop and is idle)
or
TCD.start = 0, TCD.active = 0, TCD.done = 1 (channel has completed the major loop and is idle)

For both activation types, the major loop complete status is explicitly indicated via the TCD.done bit.

The TCD.start bit is cleared automatically when the channel begins execution regardless of how the channel was activated.

19.4.5.2 Active channel TCD reads

The eDMA module reads back the 'true' TCD.saddr, TCD.daddr, and TCD.nbytes values if read while a channel is executing. The 'true' values of the saddr, daddr, and nbytes are the values the eDMA engine is currently using in its internal register file and not the values in the TCD local memory for that channel. The addresses (saddr and daddr) and nbytes (decrements to zero as the transfer progresses) can give an indication of the progress of the transfer. All other values are read back from the TCD local memory.

19.4.5.3 Preemption status

Preemption is only available when *fixed* arbitration is selected for *both* group and channel arbitration modes. A preemptable situation is one in which a preempt-enabled channel is running and a higher priority request becomes active. When the eDMA engine is not operating in fixed group, fixed channel arbitration mode, the determination of the relative priority of the actively running and the outstanding requests become undefined. Channel and/or group priorities are treated as equal (constantly rotating) when round-robin arbitration mode is selected.

The TCD.active bit for the preempted channel remains asserted throughout the preemption. The preempted channel is temporarily suspended while the preempting channel executes one iteration of the major loop.

Two TCD.active bits set at the same time in the overall TCD map indicates a higher priority channel is actively preempting a lower priority channel.

The worst case latency when switching to a preempt channel is the summation of:

- Arbitration latency (2 cycles)
- Bandwidth control stalls (if enabled)
- The time to execute two read/write sequences (including AHB bus holds; a system dependency driven by the slave devices or the crossbar)

19.4.6 Channel linking

Channel linking (or chaining) is a mechanism where one channel sets the TCD.start bit of another channel (or itself) thus initiating a service request for that channel. This operation is automatically performed by the eDMA engine at the conclusion of the major or minor loop when properly enabled.

The minor loop channel linking occurs at the completion of the minor loop (or one iteration of the major loop). The TCD.citer.e_link field are used to determine whether a minor loop link is requested. When enabled, the channel link is made after each iteration of the major loop except for the last. When the major loop is exhausted, only the major loop channel link fields are used to determine if a channel link should be made. For example, with the initial fields of:

TCD.citer.e_link	= 1
TCD.citer.linkch	= 0xC
TCD.citer value	= 0x4
TCD.major.e_link	= 1
TCD.major.linkch	= 0x7

will execute as:

1. Minor loop done → set channel 12 TCD.start bit
2. Minor loop done → set channel 12 TCD.start bit
3. minor loop done → set channel 12 TCD.start bit
4. minor loop done, major loop done → set channel 7 TCD.start bit

When minor loop linking is enabled (TCD.citer.e_link = 1), the TCD.citer field uses a 9-bit vector to form the current iteration count.

When minor loop linking is disabled (TCD.citer.e_link = 0), the TCD.citer field uses a 15-bit vector to form the current iteration count. The bits associated with the TCD.citer.linkch field are concatenated onto the citer value to increase the range of the citer.

NOTE

The TCD.citer.e_link bit and the TCD.biter.e_link bit must equal or a configuration error is reported. The citer and biter vector widths must be equal to calculate the major loop, half-way done interrupt point.

19.4.7 Dynamic programming

This section provides recommended methods to change the programming model during channel execution.

19.4.7.1 Dynamic priority changing

The following two options are recommended for dynamically changing *channel* priority levels:

1. Switch to round-robin channel arbitration mode, change the channel priorities, then switch back to fixed arbitration mode.
2. Disable all the channels within a group, then change the channel priorities within that group only, then enable the appropriate channels.

The following two options are available for dynamically changing *group* priority levels:

1. Switch to round-robin group arbitration mode, change the group priorities, then switch back to fixed arbitration mode.
2. Disable ALL channels, change the group priorities, then enable the appropriate channels.

19.4.7.2 Dynamic channel linking and dynamic scatter/gather

Dynamic channel linking and dynamic scatter/gather is the process of changing the TCD.major.e_link or TCD.e_sg bits during channel execution. These bits are read from the TCD local memory at the *end* of channel execution thus allowing the user to enable either feature during channel execution.

Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic channel link by enabling the TCD.major.e_link bit at the same time the eDMA engine is retiring the channel. The TCD.major.e_link would be set in the programmer's model, but it would be unclear whether the actual link was made before the channel retired.

The following coherency model is recommended when executing a dynamic channel link or dynamic scatter/gather request:

1. Set the TCD.major.e_link bit.
2. Read back the TCD.major.e_link bit.
3. Test the TCD.major.e_link request status:
 - a. If the bit is set, the dynamic link attempt was successful.
 - b. If the bit is cleared, the attempted dynamic link did not succeed, the channel was already retiring.


This same coherency model is true for dynamic scatter/gather operations. For both dynamic requests, the TCD local memory controller forces the TCD.major.e_link and TCD.e_sg bits to zero on any writes to a channel's TCD.word7 after that channel's TCD.done bit is set indicating the major loop is complete.

NOTE

The user must clear the TCD.done bit before writing the TCD.major.e_link or TCD.e_sg bits. The TCD.done bit is cleared automatically by the eDMA engine after a channel begins execution.

19.4.8 Hardware request release timing

This section provides a timing diagram for deasserting the ipd_req hardware request signal. [Figure 19-31](#) shows two read write sequences with grey indicating the release of the ipd_req hardware request signal.



Note: ipd_req must de-assert in this cycle unless another service request is intended

Figure 19-31. ipd_req hardware handshake

Chapter 20

eDMA Channel Mux (DMACHMUX)

20.1 Introduction

20.1.1 Overview

The DMACHMUX allows routing 52 DMA peripheral sources (called slots) to 32 DMA channels. This is illustrated in Figure 20-1.




Figure 20-1. DMACHMUX block diagram

20.1.2 Features

The DMACHMUX provides these features:

- 46 peripheral slots (plus 6 always-on slots) can be routed to 32 channels
- 32 independently selectable DMA channels routers
 - The first 4 channels additionally provide a trigger functionality

- Each channel router can be assigned to one of 46 possible peripheral DMA slots or to one of the 6 always-on slots.

20.1.3 Modes of operation

The following operation modes are available:

- **Disabled Mode**
In this mode, the DMA channel is disabled. Since disabling and enabling of DMA channels is done primarily via the DMA configuration registers, this mode is used mainly as the reset state for a DMA channel in the DMACHMUX. It may also be used to temporarily suspend a DMA channel while reconfiguration of the system takes place (e.g., changing the period of a DMA trigger).
- **Normal Mode**
In this mode, a DMA source (such as DSPI transmit or DSPI receive for example) is routed directly to the specified DMA channel. The operation of the DMACHMUX in this mode is completely transparent to the system.
- **Periodic Trigger Mode**
In this mode, a DMA source may only request a DMA transfer (such as when a transmit buffer becomes empty or a receive buffer becomes full) periodically. Configuration of the period is done in the registers of the Periodic Interrupt Timer (PIT). This mode is only available for channels 0-4.

20.2 External signal description

20.2.1 Overview

The DMACHMUX has no external pins.

20.3 Memory map and register description

This section provides a detailed description of all memory-mapped registers in the DMACHMUX.

Table 20-1 shows the memory map for the DMACHMUX. All addresses are offsets; the absolute address may be computed by adding the specified offset to the base address of the DMACHMUX.

Table 20-1. DMACHMUX module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	DMACHMUX_0	0xFFFD_C000
	DMACHMUX_1	
Decoupled Parallel Mode (DPM)	DMACHMUX_0	0xFFFD_C000 (same as LSM)
	DMACHMUX_1	0xC3FA_C000

Table 20-2. DMACHMUX memory map

Offset from DMACHMUX_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Channel #0 Configuration (CHCONFIG0)	R/W	0x00	on page 20-4
0x0001	Channel #1 Configuration (CHCONFIG1)	R/W	0x00	on page 20-4
0x0002	Channel #2 Configuration (CHCONFIG2)	R/W	0x00	on page 20-4
0x0003	Channel #3 Configuration (CHCONFIG3)	R/W	0x00	on page 20-4
0x0004	Channel #4 Configuration (CHCONFIG4)	R/W	0x00	on page 20-4
0x0005	Channel #5 Configuration (CHCONFIG5)	R/W	0x00	on page 20-4
0x0006	Channel #6 Configuration (CHCONFIG6)	R/W	0x00	on page 20-4
0x0007	Channel #7 Configuration (CHCONFIG7)	R/W	0x00	on page 20-4
0x0008	Channel #8 Configuration (CHCONFIG8)	R/W	0x00	on page 20-4
0x0009	Channel #9 Configuration (CHCONFIG9)	R/W	0x00	on page 20-4
0x000A	Channel #10 Configuration (CHCONFIG10)	R/W	0x00	on page 20-4
0x000B	Channel #11 Configuration (CHCONFIG11)	R/W	0x00	on page 20-4
0x000C	Channel #12 Configuration (CHCONFIG12)	R/W	0x00	on page 20-4
0x000D	Channel #13 Configuration (CHCONFIG13)	R/W	0x00	on page 20-4
0x000E	Channel #14 Configuration (CHCONFIG14)	R/W	0x00	on page 20-4
0x000F	Channel #15 Configuration (CHCONFIG15)	R/W	0x00	on page 20-4
0x0010	Channel #16 Configuration (CHCONFIG16)	R/W	0x00	on page 20-4
0x0011	Channel #17 Configuration (CHCONFIG17)	R/W	0x00	on page 20-4
0x0012	Channel #18 Configuration (CHCONFIG18)	R/W	0x00	on page 20-4
0x0013	Channel #19 Configuration (CHCONFIG19)	R/W	0x00	on page 20-4
0x0014	Channel #20 Configuration (CHCONFIG20)	R/W	0x00	on page 20-4
0x0015	Channel #21 Configuration (CHCONFIG21)	R/W	0x00	on page 20-4
0x0016	Channel #22 Configuration (CHCONFIG22)	R/W	0x00	on page 20-4
0x0017	Channel #23 Configuration (CHCONFIG23)	R/W	0x00	on page 20-4
0x0018	Channel #24 Configuration (CHCONFIG24)	R/W	0x00	on page 20-4
0x0019	Channel #25 Configuration (CHCONFIG25)	R/W	0x00	on page 20-4
0x001A	Channel #26 Configuration (CHCONFIG26)	R/W	0x00	on page 20-4
0x001B	Channel #27 Configuration (CHCONFIG27)	R/W	0x00	on page 20-4
0x001C	Channel #28 Configuration (CHCONFIG28)	R/W	0x00	on page 20-4
0x001D	Channel #29 Configuration (CHCONFIG29)	R/W	0x00	on page 20-4
0x001E	Channel #30 Configuration (CHCONFIG30)	R/W	0x00	on page 20-4

Table 20-2. DMACHMUX memory map (continued)

Offset from DMACHMUX_BASE	Register	Access ¹	Reset Value ²	Location
0x001F	Channel #31 Configuration (CHCONFIG31)	R/W	0x00	on page 20-4
0x0020–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

All registers are accessible via 8-bit, 16-bit or 32-bit accesses. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries. As an example, CHCONFIG0 through CHCONFIG3 are accessible by a 32-bit READ/WRITE to address ‘Base + 0x00’, but performing a 32-bit access to address ‘Base + 0x01’ is illegal.

20.3.1 Register descriptions

The following memory-mapped registers are available in the DMACHMUX.

20.3.1.1 Channel Configuration Registers (CHCONFIG#n)

Each of the DMA channels can be independently enabled/disabled and associated with one of the DMA slots (peripheral slots or always-on slots) in the system.



Figure 20-2. Channel Configuration Registers (CHCONFIG#n)

Table 20-3. CHCONFIG n field descriptions

Field	Description
ENBL	DMA Channel Enable. ENBL enables the DMA Channel. 0 DMA channel is disabled. This mode is primarily used during configuration of the DMACHMUX. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel. 1 DMA channel is enabled.
TRIG	DMA Channel Trigger Enable (for triggered channels only). TRIG enables the periodic trigger capability for the DMA Channel. 0 Triggering is disabled. If triggering is disabled and the ENBL bit is set, the DMA Channel routes the specified source to the DMA channel. 1 Triggering is enabled.
SOURCE	DMA Channel Source (slot). SOURCE specifies which DMA source, if any, is routed to a particular DMA channel (see Section 20.4, DMACHMUX request source slot mapping).

Table 20-4. Channel and trigger enabling

ENBL	TRIG	Function	Mode
0	X	DMA Channel is disabled	Disabled Mode
1	0	DMA Channel is enabled with no triggering (transparent)	Normal Mode
1	1	DMA Channel is enabled with triggering	Periodic Trigger Mode

NOTE

Setting multiple CHCONFIG registers with the same source value will result in unpredictable behavior.

NOTE

Before changing the trigger or source settings a DMA channel must be disabled via the CHCONFIG[# n].ENBL bit.

20.4 DMACHMUX request source slot mapping

Table 20-5 defines the mapping of the DMACHMUX source slots to the interrupt request sources on the device. Table 20-5 is valid for both instantiations of the DMACHMUX module.

Table 20-5. DMACHMUX source slot mapping

DMACHMUX source slot #	Source module	Source resource
1	DSPI_0	DSPI_TFFF
2	DSPI_0	DSPI_RFDF
3	DSPI_1	DSPI_TFFF
4	DSPI_1	DSPI_RFDF
5	DSPI_2	DSPI_TFFF
6	DSPI_2	DSPI_RFDF
7	CTU	CTU

Table 20-5. DMACHMUX source slot mapping (continued)

DMACHMUX source slot #	Source module	Source resource
8	CTU	FIFO1
9	CTU	FIFO2
10	CTU	FIFO3
11	CTU	FIFO4
12	FlexPWM_0	comp_val
13	FlexPWM_0	capt
14	eTimer_0	DREQ0
15	eTimer_0	DREQ1
16	eTimer_1	DREQ0
17	eTimer_1	DREQ1
18	eTimer_2	DREQ0
19	eTimer_2	DREQ1
20	ADC_0	DMA
21	ADC_1	DMA
22	LINFlexD_0	Transmit
23	LINFlexD_0	Receive
24	LINFlexD_1	Transmit
25	LINFlexD_1	Receive
26	FlexPWM_1	comp_val
27	FlexPWM_1	capt
28	CTU_1	CTU
29	CTU_1	FIFO1
30	CTU_1	FIFO2
31	CTU_1	FIFO3
32	CTU_1	FIFO4
33	ADC_2	DMA
34	ADC_3	DMA
35	LINFlexD_2	Transmit
36	LINFlexD_2	Receive
37	LINFlexD_3	Transmit
38	LINFlexD_3	Receive
39	FLEXPWM_2	comp_val
40	FLEXPWM_2	capt
41	IIC_0	Transmit
42	IIC_0	Receive

Table 20-5. DMACHMUX source slot mapping (continued)

DMACHMUX source slot #	Source module	Source resource
43	IIC_1	Transmit
44	IIC_1	Receive
45	IIC_2	Transmit
46	IIC_2	Receive
47–57	Not used	
58	Always Requestor	—
59	Always Requestor	—
60	Always Requestor	—
61	Always Requestor	—
62	Always Requestor	—
63	Always Requestor	—

20.5 DMACHMUX trigger inputs

Table 20-6 defines the signal sources for the trigger support of the first #TRG channels of the DMACHMUX. Table 20-6 is valid for both instantiations of the DMACHMUX module.

Table 20-6. DMACHMUX trigger sources

Source Module	Source Signal	DMACHMUX Channel Trigger #
PIT	Trigger Channel 0	0
PIT	Trigger Channel 1	1
PIT	Trigger Channel 2	2
PIT	Trigger Channel 3	3

20.6 Functional description

The primary purpose of the DMACHMUX is to provide flexibility in the system’s use of the available DMA channels. As such, configuration of the DMACHMUX is intended to be a static procedure done during execution of the system boot code. However, if the procedure outlined in [Section 20.7.2, Enabling and configuring sources](#), is followed, the configuration of the DMACHMUX may be changed during the normal operation of the system.

Functionally, the DMACHMUX channels may be divided into two classes:

- Channels that implement the normal routing functionality plus periodic triggering capability
- Channels that implement only the normal routing functionality

20.6.1 DMA Channels with periodic triggering capability

Besides the normal routing functionality, the first 4 channels of the DMACHMUX provide a special periodic triggering capability that can be used to provide an automatic mechanism to transmit bytes, frames or packets at fixed intervals without the need for processor intervention. The trigger is generated by the Periodic Interrupt Timer (PIT); as such, the configuration of the periodic triggering interval is done via configuration registers in the PIT. For more information, see [Chapter 42, Periodic Interrupt Timer \(PIT\)](#).

NOTE

Because of the dynamic nature of the system (e.g., DMA channel priorities, bus arbitration, interrupt service routine lengths, etc.), the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed.




Figure 20-3. DMACHMUX triggered channels

The DMA channel triggering capability allows the system to “schedule” regular DMA transfers, usually on the transmit side of certain peripherals, without the intervention of the processor. This trigger works by gating the request from the peripheral to the DMA until a trigger event has been seen. This is illustrated in [Figure 20-4](#).




Figure 20-4. DMACHMUX channel triggering: normal operation

Once the DMA request has been serviced, the peripheral negates its request, effectively resetting the gating mechanism until the peripheral re-asserts its request AND the next trigger event is seen. This means that if a trigger is seen, but the peripheral is not requesting a transfer, that trigger is ignored. This situation is illustrated in Figure 20-5.




Figure 20-5. DMACHMUX channel triggering: ignored trigger

This triggering capability may be used with any peripheral that supports DMA transfers, and is most useful for two types of situations:

- Periodically polling external devices on a particular bus. As an example, the transmit side of an SPI is assigned to a DMA channel with a trigger, as described above. Once set up, the SPI requests DMA transfers (presumably from memory) as long as its transmit buffer is empty. By using a trigger on this channel, the SPI transfers can be automatically performed every 5 μ s (as an example). On the receive side of the SPI, the SPI and DMA can be configured to transfer receive data into memory, effectively implementing a method to periodically read data from external devices and transfer the results into memory without processor intervention.
- Using the GPIO Ports to drive or sample waveforms. By configuring the DMA to transfer data to one or more GPIO ports, it is possible to create complex waveforms using tabular data stored in on-chip memory. Conversely, using the DMA to periodically transfer data from one or more GPIO ports, it is possible to sample complex waveforms and store the results in tabular form in on-chip memory.

A more detailed description of the capability of each trigger (i.e.-resolution, range of values, etc.) can be found in [Chapter 42, Periodic Interrupt Timer \(PIT\)](#).

20.6.2 DMA channels with no triggering capability

The other channels of the DMA Mux provide the normal routing functionality as described in [Section 20.1.3, Modes of operation](#).

20.6.3 “Always enabled” DMA sources

In addition to the peripherals that can be used as DMA sources, there are 6 additional DMA sources that are “always enabled.” Unlike the peripheral DMA sources, where the peripheral controls the flow of data during DMA transfers, the “always enabled” sources provide no such “throttling” of the data transfers. These sources are most useful in the following cases:

- Doing DMA transfers to/from GPIO—Moving data from/to one or more GPIO pins, either un-throttled (i.e., as fast as possible) or periodically (using the DMA triggering capability).
- Doing DMA transfers from memory to memory—Moving data from memory to memory, typically as fast as possible, sometimes with software activation.
- Doing DMA transfers from memory to the external bus (or vice versa)—Similar to memory to memory transfers, this is typically done as quickly as possible.
- Any DMA transfer that requires software activation—Any DMA transfer that should be explicitly started by software.

In cases where software should initiate the start of a DMA transfer, an “always enabled” DMA source can be used to provide maximum flexibility. When activating a DMA channel via software, subsequent executions of the minor loop require a new “start” event be sent. This can either be a new software activation, or a transfer request from the DMACHMUX. The options for doing this are:

- Transfer all data in a single minor loop. By configuring the DMA to transfer all of the data in a single minor loop (i.e., major loop counter = 1), no re-activation of the channel is necessary. The disadvantage to this option is the reduced granularity in determining the load that the DMA transfer will incur on the system. For this option, the DMA channel should be disabled in the DMACHMUX.
- Use explicit software re-activation. In this option, the DMA is configured to transfer the data using both minor and major loops, but the processor is required to re-activate the channel (by writing to the DMA registers) *after every minor loop*. For this option, the DMA channel should be disabled in the DMACHMUX.
- Use an “always enabled” DMA source. In this option, the DMA is configured to transfer the data using both minor and major loops, and the DMACHMUX does the channel re-activation. For this option, the DMA channel should be enabled and pointing to an “always enabled” source. Note that the re-activation of the channel can be continuous (DMA triggering is disabled) or can use the DMA triggering capability. In this manner, it is possible to execute periodic transfers of packets of data from one source to another, without processor intervention.

20.7 Initialization/application information

20.7.1 Reset

The reset state of each individual bit is shown within the Register Description section ([Section 20.3.1, Register descriptions](#)). In summary, after reset, all channels are disabled and must be explicitly enabled before use.

20.7.2 Enabling and configuring sources

Example 20-1. Enabling a source with periodic triggering

1. Determine with which DMA channel the source will be associated. Note that only the first four DMA channels have periodic triggering capability.
2. Clear the ENBL and TRIG bits of the DMA channel.
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
4. Configure the corresponding timer.
5. Select the source to be routed to the DMA channel. Write to the corresponding CHCONFIG register, ensuring that the ENBL and TRIG bits are set.

Example 20-2. Configuring source #5 Transmit for use with DMA Channel 2, with periodic triggering capability

1. Write 0x00 to CHCONFIG2 (Base Address + 0x02).
2. Configure Channel 2 in the DMA, including enabling the channel.
3. Configure a timer for the desired trigger interval.
4. Write 0xC5 to CHCONFIG2 (Base Address + 0x02).

The following code example illustrates steps #1 and #4 above:

```
In File registers.h:
#define DMAMUX_BASE_ADDR      0xFFDC000 /* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);
/* This can be replicated for 32 channels ! */

In File main.c:
#include "registers.h"
:
:
*CHCONFIG2 = 0x00;
*CHCONFIG2 = 0xC5;
```

Example 20-3. Enabling a source without periodic triggering

1. Determine with which DMA channel the source will be associated. Note that only the first four DMA channels have periodic triggering capability.
 2. Clear the ENBL and TRIG bits of the DMA channel.
 3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
 4. Select the source to be routed to the DMA channel. Write to the corresponding CHCONFIG register, ensuring that the ENBL is set and the TRIG bit is cleared.
-

Example 20-4. Configuring source #5 transmit for use with DMA channel 2, with no periodic triggering capability

1. Write 0x00 to CHCONFIG2 (Base Address + 0x02).
2. Configure Channel 2 in the DMA, including enabling the channel.
3. Write 0x85 to CHCONFIG2 (Base Address + 0x02)

The following code example illustrates steps #1 and #3 above:

```
In File registers.h:
#define DMAMUX_BASE_ADDR      0xFFDC000 /* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);
/* This can be replicated for 32 channels ! */

In File main.c:
#include "registers.h"
:
:
*CHCONFIG2 = 0x00;
*CHCONFIG2 = 0x85;
```

20.7.2.1 Disabling a source

A particular DMA source may be disabled by not writing the corresponding source value into any of the CHCONFIG registers. Additionally, some module specific configuration may be necessary. Please refer to the appropriate section for more details.

Example 20-5. Switching the source of a DMA channel

1. Disable the DMA channel in the DMA and re-configure the channel for the new source.
 2. Clear the ENBL and TRIG bits of the DMA channel.
 3. Select the source to be routed to the DMA channel. Write to the corresponding CHCONFIG register, ensuring that the ENBL and TRIG bits are set.
-

Example 20-6. Switching DMA channel 8 from source #5 transmit to source #7 transmit

1. In the DMA configuration registers, disable DMA channel 8 and re-configure it to handle the transfers to peripheral slot 7. This example assumes channel 8 doesn't have triggering capability.
2. Write 0x00 to CHCONFIG8 (Base Address + 0x08).
3. Write 0x87 to CHCONFIG8 (Base Address + 0x08). (In this example, setting the TRIG bit would have no effect, due to the assumption that channels 8 does not support the periodic triggering functionality).

The following code example illustrates steps #2 and #4 above:

```
In File registers.h:
#define DMAMUX_BASE_ADDR    0xFFDC000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCONFIG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCONFIG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCONFIG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCONFIG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCONFIG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCONFIG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCONFIG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCONFIG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCONFIG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCONFIG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCONFIG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCONFIG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCONFIG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCONFIG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCONFIG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCONFIG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F);
/* This can be replicated for 32 channels ! */

In File main.c:
#include "registers.h"
    :
    :
*CHCONFIG8 = 0x00;
*CHCONFIG8 = 0x87;
```

Chapter 21

Deserial Serial Peripheral Interface (DSPI)

21.1 Introduction

21.1.1 Overview

The Deserial Serial Peripheral Interface (DSPI) module provides a synchronous serial bus for communication between the PXS30 device and an external peripheral device. The DSPI supports device pin count reduction through serialization of internal signals transmitted over the SPI block.

The PXS30 device has three DSPIs, each of which can be used as a master SPI with several slave selects.

Figure 21-1 is a block diagram of the DSPI module.




Figure 21-1. DSPI Block Diagram

21.1.2 Features

The DSPI provides these features:

- Full-duplex, synchronous transfers



- Master or slave operation
 - Data streaming operation in the slave mode with continuous slave selection
- Buffered transmit operation using the TX FIFO with 5 entries
- Buffered receive operation using the RX FIFO with 16 entries (5 entries on DSPI2)
- Programmable transfer attributes on a per-frame basis:
 - 4 transfer attribute registers
 - Serial clock with programmable polarity and phase
 - Various programmable delays
 - Programmable serial frame size of 4 to 16 bits, expandable by software control
 - Programmable master bit rates
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- As many as 8 chip select lines available, depending on package and pin multiplexing
- 4 clock and transfer attributes registers (CTAR)
- Chip select strobe available as alternate function on one of the chip select pins for de-glitching
- FIFOs for buffering 5 transfers on the transmit side and 16 transfers on receive side (5 transfers on DSPI2)
- Queueing operation possible through use of the eDMA
- General-purpose I/O functionality on pins when not used for SPI
- In slave mode, continuous receive and transmit without de-asserting chip select

21.1.3 DSPI configurations

The DSPI module on this device operates only in the SPI configuration.

21.1.3.1 SPI configuration

The SPI Configuration allows the DSPI to send and receive serial data. This configuration allows the DSPI to operate as a basic SPI block with internal FIFOs supporting external queues operation. Transmit data and received data reside in separate FIFOs. The host CPU or a DMA controller read the received data from the receive FIFO and write transmit data to the transmit FIFO.

For queued operations the SPI queues can reside in system RAM, external to the DSPI. Data transfers between the queues and the DSPI FIFOs are accomplished by a DMA controller or host CPU. [Figure 21-2](#) shows a system example with DMA, DSPI and external queues in system RAM.




Figure 21-2. DSPI with Queues and eDMA

21.1.4 Modes of operation

The DSPI has five modes of operation that can be divided into two categories:

- Module-specific modes:
 - Master mode
 - Slave mode
 - Module disable mode
- Device-specific modes:
 - External stop mode
 - Debug mode

The DSPI enters module-specific modes when the host writes a DSPI register. The device-specific modes are controlled by signals external to the DSPI. The device-specific modes are modes that the entire device may enter in parallel to the DSPI block-specific modes.

21.1.4.1 Master mode

Master mode allows the DSPI to initiate and control serial communication. In this mode, the SCK signal and the PCS_x signals are controlled by the DSPI and configured as outputs.

21.1.4.2 Slave mode

The slave mode allows the DSPI to communicate with SPI bus masters. In this mode the DSPI responds to externally controlled serial transfers. The SCK signal and the PCS₀/ \overline{SS} signal are configured as inputs and driven by an SPI bus master.

21.1.4.3 Module disable mode

The module disable mode can be used for power management. The clock to the non-memory mapped logic in the DSPI can be stopped while in the module disable mode.

21.1.4.4 External stop mode

The external stop mode is used for device power management. The DSPI supports the Peripheral Bus stop mode mechanism. When a request is made to enter external stop mode, the DSPI block acknowledges the request and completes the transfer in progress. When the DSPI reaches the frame boundary it signals that the system clock to the DSPI module may be shut off.

21.1.4.5 Debug mode

The debug mode is used for system development and debugging. In this mode, you can read the last data from the FIFO without any changes. The DSPI_MCR[FRZ] bit controls DSPI behavior in the debug mode. If the FRZ bit is set, the DSPI stops all serial transfers when the device in the debug mode. If the FRZ bit is cleared, the device debug mode has no effect on the DSPI.

21.2 External signal description

21.2.1 Overview

Table 21-1 lists the DSPI signals on the device. Table 21-2 lists the chip select (CS) signals implemented on each DSPI interface on the device.

Table 21-1. DSPI signal properties

Name	I/O Type	Function	
		Master mode	Slave mode
PCS0/ \overline{SS}	Output / Input	Peripheral Chip Select 0	Slave Select
PCS1–PCS3	Output	Peripheral Chip Select 1–3	Unused
SIN	Input	Serial Data In	Serial Data In
SOUT	Output	Serial Data Out	Serial Data Out
SCK	Output / Input	Serial Clock (output)	Serial Clock (input)

Table 21-2. CS Lines Implemented on device

DSPI	CS lines implemented			
	CS0	CS1	CS2	CS3
DSPI0	X	—	X	X
DSPI1	X	—	X	X
DSPI2	X	X	X	—

21.2.2 Detailed signal description

21.2.2.1 PCS0/ \overline{SS} — Peripheral Chip Select/Slave Select

In master mode, the PCS0 signal is a Peripheral Chip Select output that selects which slave device the current transmission is intended for.

In slave mode, the active low \overline{SS} signal is a Slave Select input signal that allows an SPI master to select the DSPI as the target for transmission.

21.2.2.2 PCS1–PCS3 — Peripheral Chip Selects 1–3

In master mode, PCS1–PCS3 are Peripheral Chip Select output signals.

In slave mode these signals are not used.

21.2.2.3 SIN — Serial Input

SIN is a serial data input signal.

21.2.2.4 SOUT — Serial Output

SOUT is a serial data output signal.

21.2.2.5 SCK — Serial Clock

SCK is a serial communication clock signal. In master mode, the DSPI generates the SCK. In slave mode, SCK is an input from an external bus master.

21.3 Memory map and register description

21.3.1 Memory map

Register accesses to memory addresses that are reserved or undefined result in a transfer error. Write accesses to the DSPI_POPR register also result in a transfer error.

Table 21-3 shows the base addresses for the DSPI modules. Addresses are the same for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). Table 21-4 shows the memory map for the DSPI registers.

Table 21-3. DSPI module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	DSPI_0	0xFFF9_0000
	DSPI_1	0xFFF9_4000
	DSPI_2	0xFFF9_8000

Table 21-4. DSPI memory map

Offset from DSPI_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	DSPI Module Configuration Register (DSPI_MCR)	R/W	0x0000_0001	on page 21-7
0x0004	DSPI Hardware Configuration Register (DSPI_HCR) ³	R	0xC34U_0000 ₄	on page 21-9
0x0008	DSPI Transfer Count Register (DSPI_TCR)	R/W	0x0000_0000	on page 21-10
0x000C	DSPI Clock and Transfer Attributes Register 0 (DSPI_CTAR0)	R/W	0x7800_0000	on page 21-10
0x0010	DSPI Clock and Transfer Attributes Register 1 (DSPI_CTAR1)	R/W	0x7800_0000	on page 21-10
0x0014	DSPI Clock and Transfer Attributes Register 2 (DSPI_CTAR2)	R/W	0x7800_0000	on page 21-10
0x0018	DSPI Clock and Transfer Attributes Register 3 (DSPI_CTAR3)	R/W	0x7800_0000	on page 21-10
0x001C–0x002B	Reserved			
0x002C	DSPI Status Register (DSPI_SR)	R/W	0x0200_0000	on page 21-15
0x0030	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	R/W	0x0000_0000	on page 21-17
0x0034	DSPI Push TX FIFO Register (DSPI_PUSHR)	R/W	0x0000_0000	on page 21-18
0x0038	DSPI Pop RX FIFO Register (DSPI_POPR)	R/W	0x0000_0000	on page 21-20
0x003C	DSPI Transmit FIFO Register 0 (DSPI_TXFR0)	R	0x0000_0000	on page 21-20
0x0040	DSPI Transmit FIFO Register 1 (DSPI_TXFR1)	R	0x0000_0000	on page 21-20
0x0044	DSPI Transmit FIFO Register 2 (DSPI_TXFR2)	R	0x0000_0000	on page 21-20
0x0048	DSPI Transmit FIFO Register 3 (DSPI_TXFR3)	R	0x0000_0000	on page 21-20
0x004C	DSPI Transmit FIFO Register 4 (DSPI_TXFR4)	R	0x0000_0000	on page 21-20
0x0050–0x007B	Reserved			
0x007C	DSPI Receive FIFO Register 0 (DSPI_RXFR0)	R	0x0000_0000	on page 21-21
0x0080	DSPI Receive FIFO Register 1 (DSPI_RXFR1)	R	0x0000_0000	on page 21-21
0x0084	DSPI Receive FIFO Register 2 (DSPI_RXFR2)	R	0x0000_0000	on page 21-21
0x0088	DSPI Receive FIFO Register 3 (DSPI_RXFR3)	R	0x0000_0000	on page 21-21
0x008C	DSPI Receive FIFO Register 4 (DSPI_RXFR4)	R	0x0000_0000	on page 21-21
0x0090	DSPI Receive FIFO Register 5 (DSPI_RXFR5) ⁵	R	0x0000_0000	on page 21-21
0x0094	DSPI Receive FIFO Register 6 (DSPI_RXFR6) ⁵	R	0x0000_0000	on page 21-21
0x0098	DSPI Receive FIFO Register 7 (DSPI_RXFR7) ⁵	R	0x0000_0000	on page 21-21
0x009C	DSPI Receive FIFO Register 8 (DSPI_RXFR8) ⁵	R	0x0000_0000	on page 21-21
0x00A0	DSPI Receive FIFO Register 9 (DSPI_RXFR9) ⁵	R	0x0000_0000	on page 21-21

Table 21-4. DSPI memory map (continued)

Offset from DSPI_BASE	Register	Access ¹	Reset Value ²	Location
0x00A4	DSPI Receive FIFO Register 10 (DSPI_RXFR10) ⁵	R	0x0000_0000	on page 21-21
0x00A8	DSPI Receive FIFO Register 11 (DSPI_RXFR11) ⁵	R	0x0000_0000	on page 21-21
0x00AC	DSPI Receive FIFO Register 12 (DSPI_RXFR12) ⁵	R	0x0000_0000	on page 21-21
0x00B0	DSPI Receive FIFO Register 13 (DSPI_RXFR13) ⁵	R	0x0000_0000	on page 21-21
0x00B4	DSPI Receive FIFO Register 14 (DSPI_RXFR14) ⁵	R	0x0000_0000	on page 21-21
0x00B8	DSPI Receive FIFO Register 15 (DSPI_RXFR15) ⁵	R	0x0000_0000	on page 21-21
0x00BC–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ The DSPI_HCR register provides parametrization information about the particular instance of the DSPI module.
- ⁴ One or more bits (indicated by “U”) are specific to the DSPI module. See register for more information.
- ⁵ This register is implemented on DSPI0 and DSPI1, but not on DSPI2.

21.3.2 Register descriptions

21.3.2.1 DSPI Module Configuration Register (DSPI_MCR)

The DSPI Module Configuration Register (DSPI_MCR) contains bits that configure various attributes associated with DSPI operation. The HALT and MDIS bits can be changed at any time, but only take effect on the next frame boundary. Only the HALT and MDIS bits in the DSPI_MCR are allowed to be changed, while the DSPI is in the RUNNING state.

Address: Base + 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MST	CON	DCONF	FRZ	MTF	PCS	ROO	PCSI	PCSI	PCSI	PCSI	PCSI	PCSI	PCSI	PCSI	
W	R	T_S														SE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MDIS	DIS_TXF	DIS_RXF	CLR_TXF	CLR_RXF	SMPL_PT									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 21-3. DSPI Module Configuration Register (DSPI_MCR)

Table 21-5. DSPI_MCR field descriptions

Field	Description
MSTR	Master/Slave Mode Select. The MSTR bit configures the DSPI for either master mode or slave mode. 0 DSPI is in slave mode. 1 DSPI is in master mode.
CONT_SCKE	Continuous SCK Enable. The CONT_SCKE bit enables the Serial Communication Clock (SCK) to run continuously. See Section 21.4.5, Continuous serial communications clock , for details. 0 Continuous SCK disabled. 1 Continuous SCK enabled.
DCONF[0:1]	DSPI Configuration. The DCONF field selects between the three different configurations of the DSPI: 00 SPI. 01 Reserved. 10 Reserved. 11 Reserved.
FRZ	Freeze. The FRZ bit enables the DSPI transfers to be stopped on the next frame boundary when the device enters Debug mode. 0 Do not stop serial transfers. 1 Stop serial transfers.
MTFE	Modified Timing Format Enable. The MTFE bit enables a modified transfer format to be used. See Section 21.4.4.4, Modified SPI transfer format (MTFE = 1, CPHA = 1) , for more information. 0 Modified SPI transfer format disabled. 1 Modified SPI transfer format enabled.
PCSSE	Peripheral Chip Select Strobe Enable. The PCSSE bit enables the $\overline{\text{PCS5/PCSS}}$ to operate as a PCS Strobe output signal. See Section 21.4.3.5, Peripheral Chip Select Strobe Enable (PCSS) , for more information. 0 $\overline{\text{PCS5/PCSS}}$ is used as the Peripheral Chip Select 5 signal. 1 $\overline{\text{PCS5/PCSS}}$ is used as an active-low PCS Strobe signal.
ROOE	Receive FIFO Overflow Overwrite Enable. The ROOE bit enables in RX FIFO overflow condition to ignore the incoming serial data or to overwrite existing data. If the RX FIFO is full and new data is received, the data from the transfer, generated the overflow, is ignored or shifted in to the shift register. See Section 21.4.7.6, Receive FIFO overflow interrupt request , for more information. 0 Incoming data is ignored. 1 Incoming data is shifted in to the shift register.
PCSiSx	Peripheral Chip Select Inactive State. The PCSiS bit determines the inactive state of the PCSx signal. 0 The inactive state of PCSx is low. 1 The inactive state of PCSx is high.
MDIS	Module Disable. The MDIS bit allows the clock to be stopped to the non-memory mapped logic in the DSPI effectively putting the DSPI in a software controlled power-saving state. See Section 21.4.8, Power-saving features , for more information. The reset value of the MDIS bit is parameterized, with a default reset value of 0. 0 Enable DSPI clocks. 1 Allow external logic to disable DSPI clocks.
DIS_TXF	Disable Transmit FIFO. When the TX FIFO is disabled, the transmit part of the DSPI operates as a simplified double-buffered SPI. See Section 21.4.2.3, FIFO disable operation , for details. 0 TX FIFO is enabled. 1 TX FIFO is disabled.

Table 21-5. DSPI_MCR field descriptions (continued)

Field	Description
DIS_RXF	Disable Receive FIFO. When the RX FIFO is disabled, the receive part of the DSPI operates as a simplified double-buffered SPI. See Section 21.4.2.3, FIFO disable operation , for details. 0 RX FIFO is enabled. 1 RX FIFO is disabled.
CLR_TXF	Clear TX FIFO. CLR_TXF flushes the TX FIFO. Writing a 1 to CLR_TXF clears the TX FIFO Counter. The CLR_TXF bit is always read as zero. 0 Do not clear the TX FIFO Counter. 1 Clear the TX FIFO Counter.
CLR_RXF	Clear RX FIFO. CLR_RXF flushes the RX FIFO. Writing a 1 to CLR_RXF clears the RX Counter. The CLR_RXF bit is always read as zero. 0 Do not clear the RX FIFO Counter. 1 Clear the RX FIFO Counter.
SMPL_PT	Sample Point. SMPL_PT field controls when the DSPI master samples SIN in Modified Transfer Format. Figure 21-21 shows where the master can sample the SIN pin. 00 DSPI samples SIN at driving SCK edge. 01 DSPI samples SIN one system clock after driving SCK edge. 10 DSPI samples SIN two system clocks after driving SCK edge. 11 Reserved.
PES	Parity Error Stop. PES bit controls SPI operation when a parity error detected in received SPI frame. 0 SPI frames transmission continue. 1 SPI frames transmission stop.
HALT	Halt. The HALT bit starts and stops DSPI transfers. See Section 21.4.1, Start and stop of DSPI transfers , for details on the operation of this bit. 0 Start transfers. 1 Stop transfers.

21.3.2.2 DSPI Hardware Configuration Register (DSPI_HCR)

The DSPI Hardware Configuration Register provides particular implementation details about the DSPI module, such as the number of Receive and Transmit FIFO entries and the number of CTAR registers. It is read-only register.

Address: Base + 00004 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PISR	0	0	0	CTAR			TXFR				RXFR			
W																
Reset ¹	1	1	0	0	0	0	1	1	0	1	0	0	— ²	1	— ²	— ²
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-4. DSPI Hardware Configuration Register (DSPI_HCR)

NOTES:

- ¹ Reset values are as follows: DSPI_0: 0xC34F_0000, DSPI_1: 0xC34F_0000, DSPI_2: 0xC344_0000.
- ² RXFR[0:3] reset values are as follows: DSPI_0: 0xF, DSPI_1: 0xF, DSPI_2: 0x4.

Table 21-6. DSPI_HCR field descriptions

Field	Description
PISR	PISR, PISR0-3 and parallel inputs frame positions selection logic are implemented for the module. 0 DSPI_PISR0-3 registers are not implemented. 1 DSPI_PISR0-3 registers are implemented.
STAR[0:2]	CTAR, Maximum implemented DSPI_CTAR register number.
TXFR[0:3]	TXFR, Maximum implemented DSPI_TXFR register number.
RXFR[0:3]	RXFR, Maximum implemented DSPI_RXFR register number.

21.3.2.3 DSPI Transfer Count Register (DSPI_TCR)

The DSPI Transfer Count Register (DSPI_TCR) contains a counter that indicates the number of SPI transfers made. The transfer counter is intended to assist in queue management. Do not write to the DSPI_TCR register when the DSPI is in the RUNNING state.




Figure 21-5. DSPI Transfer Count Register (DSPI_TCR)

Table 21-7. DSPI_TCR field descriptions

Field	Description
SPI_TCNT[0:15]	SPI Transfer Counter. The SPI_TCNT field counts the number of SPI transfers the DSPI makes. The SPI_TCNT field increments every time the last bit of an SPI frame is transmitted. A value written to SPI_TCNT presets the counter to that value. SPI_TCNT is reset to zero at the beginning of the frame when the CTCNT field is set in the executing SPI command. The Transfer Counter “wraps around” (i.e., incrementing the counter past 65535 resets the counter to zero).

21.3.2.4 DSPI Clock and Transfer Attributes Register *n* (DSPI_CTAR_{*n*})

The DSPI Clock and Transfer Attributes Registers (DSPI_CTAR_{*n*}) registers are used to define different transfer attributes. Do not write to the DSPI_CTAR_{*n*} registers while the DSPI is in the RUNNING state.

In master mode, the DSPI_CTAR0–DSPI_CTAR3 registers define combinations of transfer attributes such as frame size, clock phase and polarity, data bit ordering, baud rate, and various delays.

In slave mode, a subset of the bitfields in the DSPI_CTAR0 register is used to set the slave transfer attributes. The other DSPI_CTAR n registers (DSPI_CTAR1–DSPI_CTAR3) are not available in slave mode.

When the DSPI is configured as an SPI master, the CTAS field in the command portion of the TX FIFO entry selects which DSPI_CTAR register is used. When the DSPI is configured as an SPI bus slave, the DSPI_CTAR0 register is used.




Figure 21-6. DSPI Clock and Transfer Attributes Register n (DSPI_CTAR n) in master mode




Figure 21-7. DSPI Clock and Transfer Attributes Register 0 (DSPI_CTAR0) in slave mode

Table 21-8. DSPI_CTAR n field descriptions in master mode

Field	Descriptions
DBR	<p>Double Baud Rate. The DBR bit doubles the effective baud rate of the Serial Communications Clock (SCK). This field is only used in master mode. It effectively halves the Baud Rate division ratio supporting faster frequencies and odd division ratios for the Serial Communications Clock (SCK). When the DBR bit is set, the duty cycle of the Serial Communications Clock (SCK) depends on the value in the Baud Rate Prescaler and the Clock Phase bit as listed in Table 21-9. See the BR field description for details on how to calculate the baud rate.</p> <p>If the overall baud rate is divide by two or divide by three of the system clock then neither the Continuous SCK Enable or the Modified Timing Format Enable bits should be set.</p> <p>0 The baud rate is computed normally with a 50/50 duty cycle 1 The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler</p>

Table 21-8. DSPI_CTAR n field descriptions in master mode (continued)

Field	Descriptions
FMSZ[0:3]	Frame Size. The number of bits transferred per frame is equal FMSZ field value plus 1. Minimum valid FMSZ field value is 3.
CPOL	Clock Polarity. The CPOL bit selects the inactive state of the Serial Communications Clock (SCK). This bit is used in both master and slave mode. For successful communication between serial devices, the devices must have identical clock polarities. When the Continuous Selection Format is selected, switching between clock polarities without stopping the DSPI can cause errors in the transfer due to the peripheral device interpreting the switch of clock polarity as a valid clock edge. 0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.
CPHA	Clock Phase. The CPHA bit selects which edge of SCK causes data to change and which edge causes data to be captured. This bit is used in both master and slave mode. For successful communication between serial devices, the devices must have identical clock phase settings. In Continuous SCK mode the bit value is ignored and the transfers are done as CPHA bit is set to 1. 0 Data is captured on the leading edge of SCK and changed on the following edge. 1 Data is changed on the leading edge of SCK and captured on the following edge.
LSBFE	LSB First. The LSBFE bit selects if the LSB or MSB of the frame is transferred first. 0 Data is transferred MSB first. 1 Data is transferred LSB first.
PCSSCK[0:1]	PCS to SCK Delay Prescaler. The PCSSCK field selects the prescaler value for the delay between assertion of PCS and the first edge of the SCK. See the CSSCK field description how to compute the PCS to SCK Delay. 00 PCS to SCK Prescaler value is 1. 01 PCS to SCK Prescaler value is 3. 10 PCS to SCK Prescaler value is 5. 11 PCS to SCK Prescaler value is 7.
PASC[0:1]	After SCK Delay Prescaler. The PASC field selects the prescaler value for the delay between the last edge of SCK and the negation of PCS. See the ASC field description how to compute the After SCK Delay. 00 After SCK Delay Prescaler value is 1. 01 After SCK Delay Prescaler value is 3. 10 After SCK Delay Prescaler value is 5. 11 After SCK Delay Prescaler value is 7.
PDT[0:1]	Delay after Transfer Prescaler. The PDT field selects the prescaler value for the delay between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. The PDT field is only used in master mode. See the DT field description for details on how to compute the Delay after Transfer. 00 Delay after Transfer Prescaler value is 1. 01 Delay after Transfer Prescaler value is 3. 10 Delay after Transfer Prescaler value is 5. 11 Delay after Transfer Prescaler value is 7.
PBR[0:1]	Baud Rate Prescaler. The PBR field selects the prescaler value for the baud rate. This field is only used in master mode. The Baud Rate is the frequency of the Serial Communications Clock (SCK). The system clock is divided by the prescaler value before the baud rate selection takes place. See the BR field description for details on how to compute the baud rate. 00 Baud Rate Prescaler value is 2. 01 Baud Rate Prescaler value is 3. 10 Baud Rate Prescaler value is 5. 11 Baud Rate Prescaler value is 7.

Table 21-8. DSPI_CTAR n field descriptions in master mode (continued)

Field	Descriptions
CSSCK[0:3]	<p>PCS to SCK Delay Scaler. The CSSCK field selects the scaler value for the PCS to SCK delay. This field is only used in master mode. The PCS to SCK Delay (t_{CSC}) is the delay between the assertion of PCS and the first edge of the SCK. Table 21-10 list the scaler values. The PCS to SCK Delay is a multiple of the system clock period and it is computed according to the following equation:</p> $t_{CSC} = \frac{1}{f_{SYS}} \times PCSSCK \times CSSCK \quad \text{Eqn. 21-1}$ <p>See Section 21.4.3.2, PCS to SCK delay (t_{CSC}), for more details.</p>
ASC[0:3]	<p>After SCK Delay Scaler. The ASC field selects the scaler value for the After SCK Delay. This field is only used in master mode. The After SCK Delay (t_{ASC}) is the delay between the last edge of SCK and the negation of PCS. Table 21-10 list the scaler values. The After SCK Delay is a multiple of the system clock period, and it is computed according to the following equation:</p> $t_{ASC} = \frac{1}{f_{SYS}} \times PASC \times ASC \quad \text{Eqn. 21-2}$ <p>See Section 21.4.3.3, After SCK delay (t_{ASC}), for more details.</p>
DT[0:3]	<p>Delay after Transfer Scaler. The DT field selects the Delay after Transfer Scaler. This field is only used in master mode. The Delay after Transfer (t_{DT}) is the time between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. Table 21-10 lists the scaler values.</p> <p>In the Continuous Serial Communications Clock operation the DT value is fixed to one SCK clock period, The Delay after Transfer is a multiple of the system clock period and it is computed according to the following equation:</p> $t_{DT} = \frac{1}{f_{SYS}} \times PDT \times DT \quad \text{Eqn. 21-3}$ <p>See Section 21.4.3.4, Delay after transfer (t_{DT}), for more details.</p>
BR[0:3]	<p>Baud Rate Scaler. The BR field selects the scaler value for the baud rate. This field is only used in master mode. The prescaled system clock is divided by the Baud Rate Scaler to generate the frequency of the SCK. Table 21-11 lists the Baud Rate Scaler values. The baud rate is computed according to the following equation:</p> $\text{SCK baud rate} = \frac{f_{SYS}}{PBR} \times \frac{1 + DBR}{BR} \quad \text{Eqn. 21-4}$ <p>See Section 21.4.3.1, Baud rate generator, for more details.</p>

Table 21-9. DSPI SCK duty cycle

DBR	CPHA	PBR	SCK Duty Cycle
0	any	any	50/50
1	0	00	50/50
1	0	01	33/66
1	0	10	40/60
1	0	11	43/57

Table 21-9. DSPI SCK duty cycle (continued)

DBR	CPHA	PBR	SCK Duty Cycle
1	1	00	50/50
1	1	01	66/33
1	1	10	60/40
1	1	11	57/43

Table 21-10. Delay scaler encoding

Field value	Scaler Value	Field value	Scaler Value
0000	2	1000	512
0001	4	1001	1024
0010	8	1010	2048
0011	16	1011	4096
0100	32	1100	8192
0101	64	1101	16384
0110	128	1110	32768
0111	256	1111	65536

Table 21-11. DSPI baud rate scaler

BR	Baud Rate Scaler Value	BR	Baud Rate Scaler Value
0000	2	1000	256
0001	4	1001	512
0010	6	1010	1024
0011	8	1011	2048
0100	16	1100	4096
0101	32	1101	8192
0110	64	1110	16384
0111	128	1111	32768

Table 21-12. DSPI_CTAR0, DSPI_CTAR1 field descriptions in slave mode

Field	Descriptions
FMSZ[0:4]	Frame Size. The number of bits transferred per frame is equal FMSZ field value plus 1. Minimum valid FMSZ field value is 3.
CPOL	Clock Polarity. The CPOL bit selects the inactive state of the Serial Communications Clock (SCK). 0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.

Table 21-12. DSPI_CTAR0, DSPI_CTAR1 field descriptions in slave mode (continued)

Field	Descriptions
CPHA	Clock Phase. The CPHA bit selects which edge of SCK causes data to change and which edge causes data to be captured. 0 Data is captured on the leading edge of SCK and changed on the following edge. 1 Data is changed on the leading edge of SCK and captured on the following edge.
PE	Parity Enable. PE bit enables parity bit transmission and reception for the frame 0 No parity bit included/checked. 1 Parity bit is transmitted instead of last data bit in frame, parity checked for received frame.
PP	Parity Polarity. PP bit controls polarity of the parity bit transmitted and checked 0 Even Parity: number of “1” bits in the transmitted frame is even. The DSPI_SR[SPEF] bit is set if in the received frame number of “1” bits is odd. 1 Odd Parity: number of “1” bits in the transmitted frame is odd. The DSPI_SR[SPEF] bit is set if in the received frame number of “1” bits is even.
29–31	Not used, always write to 0 to keep software compatible with future updates.

21.3.2.5 DSPI Status Register (DSPI_SR)

The DSPI Status Register (DSPI_SR) contains status and flag bits. The bits reflect the status of the DSPI and indicate the occurrence of events that can generate interrupt or DMA requests. Software clears flag bits in the DSPI_SR register by writing a ‘1’ to it. Writing a ‘0’ to a flag bit has no effect. This register may not be writable in module disable mode due to the use of power saving mechanisms.

Address: Base + 0x002C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TCF	TXRXS	0	EOQF	TFUF	0	TFFF	0	0	0	SPEF	0	RFOF	0	RFD	0
W	w1c	w1c		w1c	w1c		w1c				w1c		w1c		w1c	
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXCTR				TXNXTPTR				RXCTR				POPNXTPTR			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-8. DSPI Status Register (DSPI_SR)

Table 21-13. DSPI_SR field descriptions

Field	Description
TCF	Transfer Complete Flag. The TCF bit indicates that all bits in a frame have been shifted out. The TCF bit remains set until cleared by writing 1 to it. 0 Transfer not complete. 1 Transfer complete.
TXRXS	TX and RX Status. The TXRXS bit reflects the run status of the DSPI. See Section 21.4.1, Start and stop of DSPI transfers , what causes this bit to be set or cleared. 0 TX and RX operations are disabled (DSPI is in STOPPED state). 1 TX and RX operations are enabled (DSPI is in RUNNING state).

Table 21-13. DSPI_SR field descriptions (continued)

Field	Description
EOQF	End of Queue Flag. The EOQF bit indicates that the last entry in a queue has been transmitted when the DSPI in the master mode. The EOQF bit is set when TX FIFO entry has the EOQ bit set in the command halfword (DSPI Push Tx FIFO) and the end of the transfer is reached. The EOQF bit remains set until cleared by writing 1 to it. When the EOQF bit is set, the TXRXS bit is automatically cleared. 0 EOQ is not set in the executed command. 1 EOQ bit is set in the executed SPI command.
TFUF	Transmit FIFO Underflow Flag. The TFUF bit indicates that an underflow condition in the TX FIFO has occurred. The transmit underflow condition is detected only for DSPI blocks operating in slave mode and SPI configuration. The TFUF bit is set when the TX FIFO of a DSPI operating in SPI slave mode is empty, and a transfer is initiated by an external SPI master. The TFUF bit remains set until cleared by writing 1 to it. 0 TX FIFO underflow has not occurred. 1 TX FIFO underflow has occurred.
TFFF	Transmit FIFO Fill Flag. The TFFF bit provides a method for the DSPI to request more entries to be added to the TX FIFO. The TFFF bit is set while the TX FIFO is not full. The TFFF bit can be cleared by writing 1 to it or by acknowledgement from the DMA controller to the TX FIFO full request. 0 TX FIFO is full. 1 TX FIFO is not full.
SPEF	SPI Parity Error Flag. The SPEF flag indicates that an SPI frame with parity error had been received. The bit remains set until cleared by writing 1 to it. 0 Parity Error has not occurred. 1 Parity Error has occurred.
RFOF	Receive FIFO Overflow Flag. The RFOF bit indicates that an overflow condition in the RX FIFO has occurred. The bit is set when the RX FIFO and shift register are full and a transfer is initiated. The bit remains set until cleared by writing 1 to it. 0 RX FIFO overflow has not occurred. 1 RX FIFO overflow has occurred.
RFDF	Receive FIFO Drain Flag. The RFDF bit provides a method for the DSPI to request that entries be removed from the RX FIFO. The bit is set while the RX FIFO is not empty. The RFDF bit can be cleared by writing 1 to it or by acknowledgement from the DMA controller when the RX FIFO is empty. 0 RX FIFO is empty. 1 RX FIFO is not empty.
TXCTR	TX FIFO Counter. The TXCTR field indicates the number of valid entries in the TX FIFO. The TXCTR is incremented every time the DSPI_PUSHHR is written. The TXCTR is decremented every time an SPI command is executed and the SPI data is transferred to the shift register.
TXNTPTR	Transmit Next Pointer. The TXNTPTR field indicates which TX FIFO Entry is transmitted during the next transfer. The TXNTPTR field is updated every time SPI data is transferred from the TX FIFO to the shift register. See Section 21.4.7.4, Transmit FIFO underflow interrupt request , for more details.
RXCTR	RX FIFO Counter. The RXCTR field indicates the number of entries in the RX FIFO. The RXCTR is decremented every time the DSPI_POPR is read. The RXCTR is incremented every time data is transferred from the shift register to the RX FIFO.
POPNTPTTR	Pop Next Pointer. The POPNTPTTR field contains a pointer to the RX FIFO entry that is returned when the DSPI_POPR is read. The POPNTPTTR is updated when the DSPI_POPR is read. See Section 21.4.2.5, Receive First In First Out (RX FIFO) buffering mechanism , for more details.

21.3.2.6 DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)

The DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER) controls DMA and interrupt requests. Do not write to the DSPI_RSER while the DSPI is in the RUNNING state.

Address: Base + 0x0030

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		0	0	EOQ	TFU	0	TFFF	TFFF	0	0	SPE	0	RFO	0	RFD	RFD
W	TCF			F_R	F_R		_RE	_DIR			F_R		F_R		F_R	F
	_RE			E	E		S	S			E		E		E	S
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-9. DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)

Table 21-14. DSPI_RSER field descriptions

Field	Description
TCF_RE	Transmission Complete Request Enable. The TCF_RE bit enables TCF flag in the DSPI_SR to generate an interrupt request. 0 TCF interrupt requests are disabled. 1 TCF interrupt requests are enabled.
EOQF_RE	DSPI Finished Request Enable. The EOQF_RE bit enables the EOQF flag in the DSPI_SR to generate an interrupt request. 0 EOQF interrupt requests are disabled. 1 EOQF interrupt requests are enabled.
TFUF_RE	Transmit FIFO Underflow Request Enable. The TFUF_RE bit enables the TFUF flag in the DSPI_SR to generate an interrupt request. 0 TFUF interrupt requests are disabled. 1 TFUF interrupt requests are enabled.
TFFF_RE	Transmit FIFO Fill Request Enable. The TFFF_RE bit enables the TFFF flag in the DSPI_SR to generate a request. The TFFF_DIRS bit selects between generating an interrupt request or a DMA requests. 0 TFFF interrupt requests or DMA requests are disabled. 1 TFFF interrupt requests or DMA requests are enabled.
TFFF_DIRS	Transmit FIFO Fill DMA or Interrupt Request Select. The TFFF_DIRS bit selects between generating a DMA request or an interrupt request. When the TFFF flag bit in the DSPI_SR is set, and the TFFF_RE bit in the DSPI_RSER register is set, this bit selects between generating an interrupt request or a DMA request. 0 Interrupt request is generated. 1 DMA request is generated.
SPEF_RE	SPI Parity Error Request Enable. The SPEF_RE bits enables SPEF flag in the DSPI_SR to generate an interrupt requests. 0 PEF interrupt requests are disabled. 1 PEF interrupt requests are enabled.

Table 21-14. DSPI_RSER field descriptions (continued)

Field	Description
RFOF_RE	Receive FIFO Overflow Request Enable. The RFOF_RE bit enables the RFOF flag in the DSPI_SR to generate an interrupt requests. 0 RFOF interrupt requests are disabled. 1 RFOF interrupt requests are enabled.
RFDF_RE	Receive FIFO Drain Request Enable. The RFDF_RE bit enables the RFDF flag in the DSPI_SR to generate a request. The RFDF_DIRS bit selects between generating an interrupt request or a DMA request. 0 RFDF interrupt requests or DMA requests are disabled. 1 RFDF interrupt requests or DMA requests are enabled.
RFDF_DIRS	Receive FIFO Drain DMA or Interrupt Request Select. The RFDF_DIRS bit selects between generating a DMA request or an interrupt request. When the RFDF flag bit in the DSPI_SR is set, and the RFDF_RE bit in the DSPI_RSER register is set, the RFDF_DIRS bit selects between generating an interrupt request or a DMA request. 0 Interrupt request is generated. 1 DMA request is generated.

21.3.2.7 DSPI PUSH TX FIFO Register (DSPI_PUSHR)

The DSPI PUSH TX FIFO Register (DSPI_PUSHR) allows writing to the TX FIFO. Data written to this register is transferred to the TX FIFO. See [Section 21.4.2.4, Transmit First In First Out \(TX FIFO\) buffering mechanism](#), for more information. Eight or sixteen bit write accesses to the DSPI_PUSHR transfers all 32 register bits to the TX FIFO. The register structure is different in master and slave modes. In master mode the register provides 16-bit command and 16-bit data to the TX FIFO. In slave mode, all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation.




Figure 21-10. DSPI PUSH TX FIFO Register (DSPI_PUSHR) in master mode

Figure 21-11.

Table 21-15. DSPI_PUSHR field descriptions in master mode

Field	Descriptions
CONT	Continuous Peripheral Chip Select Enable. The CONT bit selects a Continuous Selection Format. The bit is used in SPI master mode. The bit enables the selected PCS signals to remain asserted between transfers. See Section 21.4.4.5, Continuous selection format , for more information. 0 Return Peripheral Chip Select signals to their inactive state between transfers. 1 Keep Peripheral Chip Select signals asserted between transfers.

Table 21-15. DSPI_PUSHR field descriptions in master mode (continued)

Field	Descriptions
CTAS[0:2]	Clock and Transfer Attributes Select. The CTAS field selects number of the DSPI_CTAR register be used to set the transfer attributes for the associated SPI frame. The field is only used in SPI master mode. In SPI slave mode DSPI_CTAR0 is used. The number of DSPI_CTAR registers is implementation specific and the CTAS should be set to select only implemented one.
EOQ	End Of Queue. The EOQ bit provides a means for host software to signal to the DSPI that the current SPI transfer is the last in a queue. At the end of the transfer the EOQF bit in the DSPI_SR is set. 0 The SPI data is not the last data to transfer. 1 The SPI data is the last data to transfer.
CTCNT	Clear Transfer Counter. The CTCNT bit clears the SPI_TCNT field in the DSPI_TCR register. The SPI_TCNT field is cleared before transmission of the current SPI frame begins. 0 Do not clear SPI_TCNT field in the DSPI_TCR. 1 Clear SPI_TCNT field in the DSPI_TCR.
PE	Parity Enable. PE bit enables parity bit transmission and parity reception check for the SPI frame 0 No parity bit included/checked. 1 Parity bit is transmitted instead of last data bit in frame, parity checked for received frame.
PP	Parity Polarity. PP bit controls polarity of the parity bit transmitted and checked 0 Even Parity: number of “1” bits in the transmitted frame is even. The DSPI_SR[SPEF] bit is set if in the received frame number of “1” bits is odd. 1 Odd Parity: number of “1” bits in the transmitted frame is odd. The DSPI_SR[SPEF] bit is set if in the received frame number of “1” bits is even.
PCSx	Peripheral Chip Select 0–7. The PCS bits select which PCS signals are asserted for the transfer. 0 Negate the PCSx signal. 1 Assert the PCSx signal.
TXDATA[0:15]	Transmit Data. The TXDATA field holds SPI data to be transferred according to the associated SPI command.

Address: Base + 0x0034

Access: User read/write




Figure 21-12. DSPI PUSH TX FIFO Register (DSPI_PUSHR) in slave mode

Table 21-16. DSPI_PUSHR field descriptions in slave mode

Field	Descriptions
TXDATA[0:31]	Transmit Data. The TXDATA field holds SPI data to be transferred.

21.3.2.8 DSPI POP RX FIFO Register (DSPI_POPR)

The DSPI POP RX FIFO Register (DSPI_POPR) provides means to read the RX FIFO. See [Section 21.4.2.5, Receive First In First Out \(RX FIFO\) buffering mechanism](#), for a description of the RX FIFO operations. 8- or 16-bit read accesses to the DSPI_POPR have the same effect on the RX FIFO as 32-bit read access.




Figure 21-13. DSPI POP RX FIFO Register (DSPI_POPR)

Table 21-17. DSPI_POPR field descriptions

Field	Description
RXDATA[0:31]	Received Data. The RXDATA field contains the SPI data from the RX FIFO entry pointed to by the Pop Next Data Pointer.

21.3.2.9 DSPI Transmit FIFO Registers (DSPI_TXFR_n)

The DSPI Transmit FIFO Registers (DSPI_TXFR_n) provide visibility into the TX FIFO for debugging purposes. Each register is an entry in the TX FIFO. The registers are read-only and cannot be modified. Reading the DSPI_TXFR_n registers does not alter the state of the TX FIFO.




Figure 21-14. DSPI Transmit FIFO Register *n* (DSPI_TXFR_n)

Table 21-18. DSPI_TXFR n field descriptions

Field	Description
TXCMD[0:15]/ TXDATA[0:15]	Transmit Command or Transmit Data. In master mode the TXCMD field contains the command that sets the transfer attributes for the SPI data. See Section 21.3.2.7, DSPI PUSH TX FIFO Register (DSPI_PUSH) , for details on the command field. In slave mode the TXDATA contains 16 MSB bits of the SPI data to be shifted out.
TXDATA[16:31]	Transmit Data. The TXDATA field contains the SPI data to be shifted out.

21.3.2.10 DSPI Receive FIFO Registers (DSPI_RXFR n)

The DSPI Receive FIFO Registers (DSPI_RXFR n) provide visibility into the RX FIFO for debugging purposes. Each register is an entry in the RX FIFO. The DSPI_RXFR n registers are read-only. Reading the DSPI_RXFR n registers does not alter the state of the RX FIFO.




Figure 21-15. DSPI Receive FIFO Register n (DSPI_RXFR n)

Table 21-19. DSPI_RXFR n field descriptions

Field	Description
RXDATA[0:31]	Receive Data. The RXDATA field contains the received SPI data.

Table 21-20. DSPI_RXFR n addresses

Address Offset	Register	DSPI_0, DSPI_1	DSPI_2
0x007C	DSPI_RXFR0	„	„
0x0080	DSPI_RXFR1	„	„
0x0084	DSPI_RXFR2	„	„
0x0088	DSPI_RXFR3	„	„
0x008C	DSPI_RXFR4	„	„
0x0090	DSPI_RXFR5	„	not implemented
0x0094	DSPI_RXFR6	„	not implemented
0x0098	DSPI_RXFR7	„	not implemented

Table 21-20. DSPI_RXFR n addresses (continued)

Address Offset	Register	DSPI_0, DSPI_1	DSPI_2
0x009C	DSPI_RXFR8	,	not implemented
0x00A0	DSPI_RXFR9	,	not implemented
0x00A4	DSPI_RXFR10	,	not implemented
0x00A8	DSPI_RXFR11	,	not implemented
0x00AC	DSPI_RXFR12	,	not implemented
0x00B0	DSPI_RXFR13	,	not implemented
0x00B4	DSPI_RXFR14	,	not implemented
0x00B8	DSPI_RXFR15	,	not implemented

21.4 Functional description

The DSPI block supports full-duplex, synchronous serial communications between MCUs and peripheral devices. The DSPI can also be used to reduce the number of pins required for I/O by serializing and deserializing up to 32 Parallel Input/Output signals. All communications are done with SPI-like protocol.

The DSPI has one configuration:

- SPI Configuration, in which the DSPI operates as a basic SPI or a queued SPI.

The DCONF field in the DSPI Module Configuration Register (DSPI_MCR) determines the DSPI Configuration. See [Table 21-5](#) for the DSPI configuration values.

The DSPI_CTAR0–DSPI_CTAR3 registers hold clock and transfer attributes. The SPI configuration allows selecting which CTAR to use on a frame-by-frame basis by setting a field in the SPI command. See [Section 21.3.2.4, DSPI Clock and Transfer Attributes Register \$n\$ \(DSPI_CTAR \$n\$ \)](#), for information on the fields of the DSPI_CTAR registers.

Typical master to slave connections are shown in the [Figure 21-16](#). When a data transfer operation is performed, data is serially shifted a predetermined number of bit positions. Because the modules are linked, data is exchanged between the master and the slave. The data that was in the master shift register

is now in the shift register of the slave, and vice versa. At the end of a transfer, the TCF bit in the DSPI_SR is set to indicate a completed transfer.




Figure 21-16. SPI serial protocol overview

Generally more than one slave device can be connected to the DSPI master. Eight Peripheral Chip Select (PCS) signals of the DSPI masters can be used to select which of the slaves with which to communicate.

The three DSPI configurations share transfer protocol and timing properties that are described independently of the configuration in [Section 21.4.4, Transfer formats](#). The transfer rate and delay settings are described in [Section 21.4.3, DSPI baud rate and clock delay generation](#).

21.4.1 Start and stop of DSPI transfers

The DSPI has two operating states: STOPPED and RUNNING. The states are independent of DSPI configuration. The default state of the DSPI is STOPPED. In the STOPPED state no serial transfers are initiated in master mode and no transfers are responded to in slave mode. The STOPPED state is also a safe state for writing the various configuration registers of the DSPI without causing undetermined results. Serial transfers take place in the RUNNING state.

The TXRXS bit in the DSPI_SR indicates in what state the DSPI is. If the module in RUNNING state, this bit is set.

The DSPI is started (DSPI transitions to RUNNING) when all of the following conditions are true:

- DSPI_SR[EOQF] bit is clear
- The device is not in the debug mode is or the DSPI_MCR[FRZ] bit is clear
- DSPI_MCR[HALT] bit is clear

The DSPI stops (transitions from RUNNING to STOPPED) after the current frame when any one of the following conditions exist:

- DSPI_SR[EOQF] bit is set
- The device is in the debug mode and the DSPI_MCR[FRZ] bit is set
- DSPI_MCR[HALT] bit is set

State transitions from RUNNING to STOPPED occur on the next frame boundary if a transfer is in progress, or immediately if no transfers are in progress.

21.4.2 Serial Peripheral Interface (SPI) configuration

The SPI Configuration transfers data serially using a shift register and a selection of programmable transfer attributes. The DSPI is in SPI Configuration when the DCONF field in the DSPI_MCR is 0b00. The SPI frames can be from four to sixteen bits long. Host CPU or a DMA controller transfer the SPI data from the external to DSPI RAM queues to a transmit First-In First-Out (TX FIFO) buffer. The received data is stored in entries in the Receive FIFO (RX FIFO) buffer. Host CPU or the DMA controller transfer the received data from the RX FIFO to memory external to the DSPI. The FIFO buffers operation is described in [Section 21.4.2.4, Transmit First In First Out \(TX FIFO\) buffering mechanism](#), and [Section 21.4.2.5, Receive First In First Out \(RX FIFO\) buffering mechanism](#). The interrupt and DMA request conditions are described in [Section 21.4.7, Interrupts/DMA requests](#).

The SPI Configuration supports two block-specific modes—master mode and slave mode. The FIFO operations are similar for both modes. The main difference is that in master mode the DSPI initiates and controls the transfer according to the fields in the SPI command field of the TX FIFO entry. In slave mode the DSPI only responds to transfers initiated by a bus master external to the DSPI and the SPI command field space is used for the 16 most significant bits of the transmit data.

21.4.2.1 SPI master mode

In SPI master mode the DSPI initiates the serial transfers by controlling the Serial Communications Clock (SCK) and the Peripheral Chip Select (PCS) signals. The SPI command field in the executing TX FIFO entry determines which CTAR registers are used to set the transfer attributes and which PCS signal to assert. The command field also contains various bits that help with queue management and transfer protocol. See [Section 21.3.2.7, DSPI PUSH TX FIFO Register \(DSPI_PUSHR\)](#), for details on the SPI command fields. The data field in the executing TX FIFO entry is loaded into the shift register and shifted out on the Serial Out (SOUT) pin. In SPI master mode, each SPI frame to be transmitted has a command associated with it allowing for transfer attribute control on a frame by frame basis.

21.4.2.2 SPI slave mode

In SPI slave mode the DSPI responds to transfers initiated by an SPI bus master. The DSPI does not initiate transfers. Certain transfer attributes such as clock polarity, clock phase and frame size must be set for successful communication with an SPI master. The SPI slave mode transfer attributes are set in the DSPI_CTAR0.

21.4.2.3 FIFO disable operation

The FIFO disable mechanisms allow SPI transfers without using the TX FIFO or RX FIFO. The DSPI operates as a double-buffered simplified SPI when the FIFOs are disabled. The FIFOs are disabled separately; setting the DSPI_MCR[DIS_TXF] bit disables the TX FIFO, and setting the DSPI_MCR[DIS_RXF] bit disables the RX FIFO.

The FIFO Disable mechanisms are transparent to the user and to host software; Transmit data and commands are written to the DSPI_PUSHR and received data is read from the DSPI_POPR. When the TX FIFO is disabled, the TFFF, TFUF and TXCTR fields in DSPI_SR behave as if there is a one-entry FIFO but the contents of the DSPI_TXFR registers and TXNXTPTR are undefined. Likewise, when the RX

FIFO is disabled, the RFDF, RFOF and RXCTR fields in the DSPI_SR behave as if there is a one-entry FIFO, but the contents of the DSPI_RXFR registers and POPNXTPTR are undefined.

21.4.2.4 Transmit First In First Out (TX FIFO) buffering mechanism

The TX FIFO functions as a buffer of SPI data and SPI commands for transmission. The TX FIFO holds 1–5 words, each consisting of a command field and a data field. SPI commands and data are added to the TX FIFO by writing to the DSPI PUSH TX FIFO Register (DSPI_PUSHR). TX FIFO entries can only be removed from the TX FIFO by being shifted out or by flushing the TX FIFO.

The TX FIFO Counter field (TXCTR) in the DSPI Status Register (DSPI_SR) indicates the number of valid entries in the TX FIFO. The TXCTR is updated every time the DSPI_PUSHR is written or SPI data is transferred into the shift register from the TX FIFO.

The TXNXTPTR field indicates which TX FIFO entry is to be transmitted during the next transfer. The TXNXTPTR contains the positive offset from DSPI_TXFR0 in number of 32-bit registers. For example, TXNXTPTR equal to two means that the DSPI_TXFR2 contains the SPI data and command for the next transfer. The TXNXTPTR field is incremented every time SPI data is transferred from the TX FIFO to the shift register. The maximum value of the field is equal to DSPI_HCR[TXFR] and it rolls over after reaching the maximum.

21.4.2.4.1 Filling the TX FIFO

Host software or other intelligent blocks can add (push) entries to the TX FIFO by writing to the DSPI_PUSHR. When the TX FIFO is not full, the TX FIFO Fill Flag (TFFF) in the DSPI_SR is set. The TFFF bit is cleared when TX FIFO is full and the DMA controller indicates that a write to DSPI_PUSHR is complete. Writing a '1' to the TFFF bit also clears it. The TFFF can generate a DMA request or an interrupt request. See [Section 21.4.7.2, Transmit FIFO fill interrupt or DMA request](#), for details.

The DSPI ignores attempts to push data to a full TX FIFO, the state of the TX FIFO does not change and no error condition is indicated.

21.4.2.4.2 Draining the TX FIFO

The TX FIFO entries are removed (drained) by shifting SPI data out through the shift register. Entries are transferred from the TX FIFO to the shift register and shifted out as long as there are valid entries in the TX FIFO. Every time an entry is transferred from the TX FIFO to the shift register, the TX FIFO Counter decrements by one. At the end of a transfer, the TCF bit in the DSPI_SR is set to indicate the completion of a transfer. The TX FIFO is flushed by writing a '1' to the CLR_TXF bit in DSPI_MCR.

If an external bus master initiates a transfer with a DSPI slave while the slave's DSPI TX FIFO is empty, the Transmit FIFO Underflow Flag (TFUF) in the slave's DSPI_SR is set. See [Section 21.4.7.4, Transmit FIFO underflow interrupt request](#), for details.

21.4.2.5 Receive First In First Out (RX FIFO) buffering mechanism

The RX FIFO functions as a buffer for data received on the SIN pin. The RX FIFO holds from one to sixteen received SPI data frames. SPI data is added to the RX FIFO at the completion of a transfer when the received data in the shift register is transferred into the RX FIFO. SPI data are removed (popped) from

the RX FIFO by reading the DSPI POP RX FIFO Register (DSPI_POPR). RX FIFO entries can only be removed from the RX FIFO by reading the DSPI_POPR or by flushing the RX FIFO.

The RX FIFO Counter field (RXCTR) in the DSPI Status Register (DSPI_SR) indicates the number of valid entries in the RX FIFO. The RXCTR is updated every time the DSPI_POPR is read or SPI data is copied from the shift register to the RX FIFO.

The POPNXTPTR field in the DSPI_SR points to the RX FIFO entry that is returned when the DSPI_POPR is read. The POPNXTPTR contains the positive offset from DSPI_RXFR0 in number of 32-bit registers. For example, POPNXTPTR equal to two means that the DSPI_RXFR2 contains the received SPI data that is returned when DSPI_POPR is read. The POPNXTPTR field is incremented every time the DSPI_POPR is read. The maximum value of the field is equal to DSPI_HCR[RXFR] and it rolls over after reaching the maximum.

21.4.2.5.1 Filling the RX FIFO

The RX FIFO is filled with the received SPI data from the shift register. While the RX FIFO is not full, SPI frames from the shift register are transferred to the RX FIFO. Every time an SPI frame is transferred to the RX FIFO the RX FIFO Counter is incremented by one.

If the RX FIFO and shift register are full and a transfer is initiated, the RFOF bit in the DSPI_SR is set indicating an overflow condition. Depending on the state of the ROOE bit in the DSPI_MCR, the data from the transfer that generated the overflow is either ignored or shifted in to the shift register. If the ROOE bit is set, the incoming data is shifted in to the shift register. If the ROOE bit is cleared, the incoming data is ignored.

21.4.2.5.2 Draining the RX FIFO

Host CPU or a DMA can remove (pop) entries from the RX FIFO by reading the DSPI POP RX FIFO Register (DSPI_POPR). A read of the DSPI_POPR decrements the RX FIFO Counter by one. Attempts to pop data from an empty RX FIFO are ignored and the RX FIFO Counter remains unchanged. The data, read from the empty RX FIFO, is undetermined.

When the RX FIFO is not empty, the RX FIFO Drain Flag (RFDF) in the DSPI_SR is set. The RFDF bit is cleared when the RX_FIFO is empty and the DMA controller indicates that a read from DSPI_POPR is complete or by writing a '1' to it.

21.4.3 DSPI baud rate and clock delay generation

The SCK frequency and the delay values for serial transfer are generated by dividing the system clock frequency by a prescaler and a scaler with the option for doubling the baud rate. [Figure 21-17](#) shows conceptually how the SCK signal is generated.




Figure 21-17. Communications Clock Prescalers and Scalers

21.4.3.1 Baud rate generator

The baud rate is the frequency of the Serial Communication Clock (SCK). The system clock is divided by a prescaler (PBR) and scaler (BR) to produce SCK with the possibility of halving the scaler division. The DBR, PBR, and BR fields in the DSPI_CTAR registers select the frequency of SCK by the formula in the BR field description. [Table 21-21](#) shows an example of how to compute the baud rate.

Table 21-21. Baud rate computation example

f_{sys}	PBR	Prescaler	BR	Scaler	DBR	Baud Rate
100 MHz	0b00	2	0b0000	2	0	25 Mb/s
20 MHz	0b00	2	0b0000	2	1	10 Mb/s

21.4.3.2 PCS to SCK delay (t_{CSC})

The PCS to SCK delay is the length of time from assertion of the PCS signal to the first SCK edge. See [Figure 21-19](#) for an illustration of the PCS to SCK delay. The PCSSCK and CSSCK fields in the DSPI_CTAR n registers select the PCS to SCK delay by the formula in the CSSCK field description (see [Section 21.3.2.4, DSPI Clock and Transfer Attributes Register n \(DSPI_CTARn\)](#)). [Table 21-22](#) shows an example of how to compute the PCS to SCK delay.

Table 21-22. PCS to SCK delay computation example

f_{sys}	PCSSCK	Prescaler	CSSCK	Scaler	PCS to SCK Delay
100 MHz	0b01	3	0b0100	32	0.96 μs

21.4.3.3 After SCK delay (t_{ASC})

The After SCK Delay is the length of time between the last edge of SCK and the negation of PCS. See [Figure 21-19](#) and [Figure 21-20](#) for illustrations of the After SCK delay. The PASC and ASC fields in the DSPI_CTAR n registers select the After SCK Delay by the formula in the ASC field description (see [Section 21.3.2.4, DSPI Clock and Transfer Attributes Register n \(DSPI_CTARn\)](#)). [Table 21-23](#) shows an example of how to compute the After SCK delay.

Table 21-23. After SCK delay computation example

f_{sys}	PASC	Prescaler	ASC	Scaler	After SCK Delay
100 MHz	0b01	3	0b0100	32	0.96 μs

21.4.3.4 Delay after transfer (t_{DT})

The Delay after Transfer is the minimum time between negation of the PCS signal for a frame and the assertion of the PCS signal for the next frame. See [Figure 21-19](#) for an illustration of the Delay after Transfer. The PDT and DT fields in the DSPI_CTAR n registers select the Delay after Transfer by the formula in the DT field description (see [Section 21.3.2.4, DSPI Clock and Transfer Attributes Register n \(DSPI_CTARn\)](#)). [Table 21-24](#) shows an example of how to compute the Delay after Transfer.

Table 21-24. Delay after transfer computation example

f_{sys}	PDT	Prescaler	DT	Scaler	Delay after Transfer
100 MHz	0b01	3	0b1110	32768	0.98 ms

When in non-continuous clock mode the t_{DT} delay is configured according [Equation 21-3](#). When in continuous clock mode the delay is fixed at 1 SCK period.

21.4.3.5 Peripheral Chip Select Strobe Enable (\overline{PCSS})

The \overline{PCSS} signal provides a delay to allow the PCS signals to settle after a transition occurs thereby avoiding glitches. When the DSPI is in master mode and PCSSE bit is set in the DSPI_MCR, \overline{PCSS} provides a signal for an external demultiplexer to decode the PCS0–PCS4 and PCS6–PCS7 signals into as many as 128 glitch-free PCS signals. [Figure 21-18](#) shows the timing of the \overline{PCSS} signal relative to PCS signals.




Figure 21-18. \overline{PCSS} Timing

The delay between the assertion of the PCS signals and the assertion of \overline{PCSS} is selected by the PCSSCK field in the DSPI_CTAR based on the following formula:

$$t_{PCSSCK} = \frac{1}{f_{SYS}} \times PCSSCK \quad \text{Eqn. 21-5}$$

At the end of the transfer the delay between \overline{PCSS} negation and PCS negation is selected by the PASC field in the DSPI_CTAR based on the following formula:

$$t_{PASC} = \frac{1}{f_{SYS}} \times PASC \quad \text{Eqn. 21-6}$$

[Table 21-25](#) shows an example of how to compute the t_{pcssck} delay.

Table 21-25. \overline{PCSS} assert computation example

f_{sys}	PCSSCK	Prescaler	Delay before Transfer
100 MHz	0b11	7	70.0 ns

[Table 21-26](#) shows an example of how to compute the t_{pasc} delay.

Table 21-26. \overline{PCSS} negate computation example

f_{sys}	PASC	Prescaler	Delay after Transfer
100 MHz	0b11	7	70.0 ns

The $\overline{\text{PCSS}}$ signal is not supported when Continuous Serial Communication SCK is enabled.

21.4.4 Transfer formats

The SPI serial communication is controlled by the Serial Communications Clock (SCK) signal and the PCS signals. The SCK signal provided by the master device synchronizes shifting and sampling of the data on the SIN and SOUT pins. The PCS signals serve as enable signals for the slave devices.

When the DSPI is the bus master, the CPOL and CPHA bits in the DSPI Clock and Transfer Attributes Registers (DSPI_CTAR n) select the polarity and phase of the serial clock, SCK. The polarity bit selects the idle state of the SCK. The clock phase bit selects if the data on SOUT is valid before or on the first SCK edge.

When the DSPI is the bus slave, CPOL and CPHA bits in the DSPI_CTAR0 select the polarity and phase of the serial clock. Even though the bus slave does not control the SCK signal, clock polarity, clock phase and number of bits to transfer must be identical for the master and the slave devices to ensure proper transmission.

The DSPI supports four different transfer formats:

- Classic SPI with CPHA=0
- Classic SPI with CPHA=1
- Modified transfer format with CPHA = 0
- Modified transfer format with CPHA = 1

A modified transfer format is supported to allow for high-speed communication with peripherals that require longer setup times. The DSPI can sample the incoming data later than halfway through the cycle to give the peripheral more setup time. The MTFE bit in the DSPI_MCR selects between Classic SPI Format and Modified Transfer Format.

The DSPI provides the option of keeping the PCS signals asserted between frames. See [Section 21.4.4.5, Continuous selection format](#), for details.

21.4.4.1 Classic SPI transfer format (CPHA = 0)

The transfer format shown in [Figure 21-19](#) is used to communicate with peripheral SPI slave devices where the first data bit is available on the first clock edge. In this format, the master and slave sample their SIN pins on the odd-numbered SCK edges and change the data on their SOUT pins on the even-numbered SCK edges.




Figure 21-19. DSPI transfer timing diagram (MTFE = 0, CPHA = 0, FMSZ = 8)

The master initiates the transfer by placing its first data bit on the SOUT pin and asserting the appropriate peripheral chip select signals to the slave device. The slave responds by placing its first data bit on its SOUT pin. After the t_{CSC} delay elapses, the master outputs the first edge of SCK. The master and slave devices use this edge to sample the first input data bit on their serial data input signals. At the second edge of the SCK the master and slave devices place their second data bit on their serial data output signals. For the rest of the frame the master and the slave sample their SIN pins on the odd-numbered clock edges and changes the data on their SOUT pins on the even-numbered clock edges. After the last clock edge occurs a delay of t_{ASC} is inserted before the master negates the PCS signals. A delay of t_{DT} is inserted before a new frame transfer can be initiated by the master.

21.4.4.2 Classic SPI transfer format (CPHA = 1)

This transfer format shown in [Figure 21-20](#) is used to communicate with peripheral SPI slave devices that require the first SCK edge before the first data bit becomes available on the slave SOUT pin. In this format the master and slave devices change the data on their SOUT pins on the odd-numbered SCK edges and sample the data on their SIN pins on the even-numbered SCK edges




Figure 21-20. DSPI transfer timing diagram (MTFE = 0, CPHA = 1, FMSZ = 8)

The master initiates the transfer by asserting the PCS signal to the slave. After the t_{CSC} delay has elapsed, the master generates the first SCK edge and at the same time places valid data on the master SOUT pin. The slave responds to the first SCK edge by placing its first data bit on its slave SOUT pin.

At the second edge of the SCK the master and slave sample their SIN pins. For the rest of the frame the master and the slave change the data on their SOUT pins on the odd-numbered clock edges and sample their SIN pins on the even-numbered clock edges. After the last clock edge occurs a delay of t_{ASC} is inserted before the master negates the PCS signal. A delay of t_{DT} is inserted before a new frame transfer can be initiated by the master.

21.4.4.3 Modified SPI transfer format (MTFE = 1, CPHA = 0)

In this modified transfer format, both the master and the slave sample later in the SCK period than in classic SPI mode to allow tolerate more delays in device pads and board traces. These delays become a more significant fraction of the SCK period as the SCK period decreases with increasing baud rates.

The master and the slave place data on the SOUT pins at the assertion of the PCS signal. After the PCS to SCK delay has elapsed the first SCK edge is generated. The slave samples the master SOUT signal on every odd-numbered SCK edge. The DSPI in the slave mode when the MTFE bit is set also places new data on the slave SOUT on every odd numbered clock edge. Regular external slave, configured with CPHA = 0 format drives its SOUT output at every even numbered SCK clock edge.

The DSPI master places its second data bit on the SOUT line one system clock after odd-numbered SCK edge if the system frequency to SCK frequency ratio is higher than three. If this ratio is below four the master changes SOUT at odd numbered SCK edge. The point where the master samples the SIN is selected by the DSPI_MCR[SMPL_PT] field. The [Table 21-5](#) lists the number of system clock cycles between the active edge of SCK and the master Sample point. The master sample point can be delayed by one or two system clock cycles. The SMPL_PT field should be set to 0 if the system to SCK frequency ratio is less than 4.

The following timing diagrams illustrate the DSPI operation with MTFE = 1. Timing delays shown are:

- T_{csc} —PCS to SCK assertion delay
- T_{acs} —After SCK PCS negation delay
- T_{su_ms} —Master SIN setup time
- T_{hd_ms} —Master SIN hold time
- T_{vd_sl} —Slave data output valid time, time between slave data output SCK driving edge and data becomes valid
- T_{su_sl} —Data setup time on slave data input
- T_{hd_sl} —Data hold time on slave data input
- T_{sys} —System clock period

[Figure 21-21](#) shows the modified transfer format for CPHA = 0 and F_{sys}/F_{sck} = 4. Only the condition where CPOL = 0 is illustrated. Solid triangles show the data sampling clock edges. The two possible slave behavior are shown.

- The signal marked “SOUT of Ext Slave” represents the regular SPI slave serial output.
- The signal marked “SOUT of DSPI Slave” represents the DSPI in the slave mode with the MTFE bit set.

Other MTFE = 1 diagrams show DSPI SIN input as being driven by a regular external SPI slave, configured according DSPI master CPHA programming.




Figure 21-21. DSPI modified transfer format (MTFE = 1, CPHA = 0, $f_{sck} = f_{sys}/4$)




Figure 21-22. dsPI Modified Transfer Format (MTFE = 1, CPHA = 0, $f_{sck} = f_{sys}/2$)




Figure 21-23. DSPI modified transfer format (MTFE = 1, CPHA = 0, $f_{sck} = f_{sys}/3$)

21.4.4.4 Modified SPI transfer format (MTFE = 1, CPHA = 1)

Figure 21-24 through Figure 21-26 show the modified transfer format for CPHA = 1. Only the condition where CPOL = 0 is shown. At the start of a transfer, the DSPI asserts the PCS signal to the slave device. After the PCS to SCK delay has elapsed, the master and the slave put data on their SOUT pins at the first edge of SCK. The slave samples the master SOUT signal on the even-numbered edges of SCK. The master samples the slave SOUT signal on the odd-numbered SCK edges starting with the third SCK edge. The slave samples the last bit on the last edge of the SCK. The master samples the last slave SOUT bit one-half SCK cycle after the last edge of SCK. No clock edge is visible on the master SCK pin during the sampling of the last bit.

NOTE

The SCK to PCS delay must be greater than or equal to half of the SCK period.




Figure 21-24. DSPI modified transfer format ($MTFE = 1$, $CPHA = 1$, $f_{sck} = f_{sys}/2$)




Figure 21-25. DSPI modified transfer format ($MTFE = 1$, $CPHA = 1$, $f_{sck} = f_{sys}/3$)

When the CONT bit = 1, the PCS signal remains asserted for the duration of the two transfers. The Delay between Transfers (t_{DT}) is not inserted between the transfers. Figure 21-28 shows the timing diagram for two 4-bit transfers with CPHA = 1 and CONT = 1.




Figure 21-28. Example of continuous transfer (CPHA = 1, CONT = 1)

When using DSPI with continuous selection follow these rules:

- All transmit commands must have the same PCS n bits programming.
- The DSPI_CTAR n registers selected by transmit commands must be programmed with the same transfer attributes. Only the FMSZ bitfield can be programmed differently in these DSPI_CTAR n registers.

21.4.5 Continuous serial communications clock

The DSPI provides the option of generating a continuous SCK signal for slave peripherals that require a continuous clock.

Continuous SCK is enabled by setting the CONT_SCKE bit in the DSPI_MCR. Continuous SCK is valid in all configurations.

Continuous SCK is only supported for CPHA = 1. Clearing CPHA is ignored if the CONT_SCKE bit is set. Continuous SCK is supported for Modified Transfer Format.

Clock and transfer attributes for the continuous SCK mode are set according to the following rules:

- CTAR0 is used initially. At the start of each SPI frame transfer, the CTAR specified by the CTAS for the frame is used.
- The currently selected CTAR remains in use until the start of a frame with a different CTAR specified, or the continuous SCK mode is terminated.

It is recommended to keep the baud rate the same while using the continuous SCK. Switching clock polarity between frames while using continuous SCK can cause errors in the transfer. Continuous SCK operation is not guaranteed if the DSPI is put into the external Stop mode or module disable mode.

Enabling Continuous SCK disables the PCS to SCK delay and the delay after transfer (t_{DT}) is fixed to one SCK cycle. Figure 21-29 shows timing diagram for continuous SCK format with continuous selection disabled.




Figure 21-29. Continuous SCK timing diagram (CONT = 0)

If the CONT bit in the TX FIFO entry is set, PCS remains asserted between the transfers. Under certain conditions, SCK can continue with PCS asserted, but with no data being shifted out of SOUT (SOUT pulled high). This can cause the slave to receive incorrect data. Those conditions include:

- Continuous SCK with CONT bit set, but no data in the transmit FIFO.
- Continuous SCK with CONT bit set and entering STOPPED state (refer to Section 21.4.1, Start and stop of DSPI transfers).
- Continuous SCK with CONT bit set and entering Stop mode or Module Disable mode.

Figure 21-30 shows timing diagram for Continuous SCK format with Continuous Selection enabled.




Figure 21-30. Continuous SCK timing diagram (CONT = 1)

21.4.6 Parity generation and check

The DSPI module can generate and check parity in the serial frame. The parity bit replaces the last transmitted bit in the frame. The parity is calculated for all transmitted data bits in frame, not including the

last, would be transmitted, data bit. The parity generation/control is done on frame basis. The registers fields, setting frame size defines the total number of bits in the frame, including the parity bit. Thus, to transmit/receive the same number of data bits with parity check, increase the frame size by one versus the same data size frame without the parity check.

Parity can be selected as odd or even. Parity Errors in the received frame set Parity Error flags in the Status register. The Parity Error Interrupt Requests are generated if enabled. The DSPI module can be programmed to stop SPI frame transmission in case of a frame reception with parity error.

21.4.6.1 Parity for SPI frames

When the DSPI is in the master mode the parity generation is controlled by PE and PP bits of the TX FIFO entries (DSPI_PUSHR). Setting the PE bit enables parity generation for transmitted SPI frames and parity check for received frames. PP bit defines polarity of the parity bit.

When continuous PCS selection is used to transmit SPI data, two parity generation scenarios are available:

- Generate/check parity for the whole frame
- Generate/check parity for each sub-frame separately

To generate/check parity for the whole frame, set the PE bit only in the last command/TX FIFO entry forming this frame (with the DSPI_PUSHR register).

To generate/check parity for each sub-frame, set the PE bit in each command/TX FIFO entry forming this frame.

If the parity error occurs for received SPI frame, the DSPI_SR[SPEF] bit is set. If the DSPI_MCR[PES] bit is set, the DSPI stops SPI frame transmission. To resume SPI operation, clear the DSPI_SR[SPEF] bit or the DSPI_MCR[PES] bit.

In slave mode, parity is controlled by the PE and PP bits of the DSPI_CTAR0 register, similar to the master mode parity generation without continuous PCS selection.

21.4.7 Interrupts/DMA requests

The DSPI has several conditions that can only generate interrupt requests; and two conditions that can generate interrupt or DMA request. [Table 21-27](#) lists these conditions.

Table 21-27. Interrupt and DMA request conditions

Condition	Flag	Interrupt	DMA
End of Queue (EOQ)	EOQF	X	—
TX FIFO Fill	TFFF	X	X
Transfer Complete	TCF	X	—
TX FIFO Underflow	TFUF	X	—
RX FIFO Drain	RFDF	X	X
RX FIFO Overflow	RFOF	X	—
SPI Parity Error	SPEF	X	—

Each condition has a flag bit in the DSPI Status Register (DSPI_SR) and a Request Enable bit in the DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER). The TX FIFO Fill Flag (TFFF) and RX FIFO Drain Flag (RFDF) generate interrupt requests or DMA requests, depending on the TFFF_DIRS and RFDF_DIRS bits in the DSPI_RSER register.

The DSPI module also provides a global interrupt request line, which is asserted when any of the individual interrupt request lines is asserted.

21.4.7.1 End of queue interrupt request

The End of Queue Request indicates that the end of a transmit queue is reached. The End of Queue Request is generated when the EOQ bit in the executing SPI command is set and the EOQF_RE bit in the DSPI_RSER is set.

21.4.7.2 Transmit FIFO fill interrupt or DMA request

The Transmit FIFO Fill Request indicates that the TX FIFO is not full. The Transmit FIFO Fill Request is generated when the number of entries in the TX FIFO is less than the maximum number of possible entries, and the DSPI_RSER[TFFF_RE] bit is set. The DSPI_RSER[TFFF_DIRS] bit selects whether a DMA request or an interrupt request is generated.

21.4.7.3 Transfer complete interrupt request

The Transfer Complete Request indicates the end of the transfer of a serial frame. The Transfer Complete Request is generated at the end of each frame transfer when the DSPI_RSER[TCF_RE] bit is set.

21.4.7.4 Transmit FIFO underflow interrupt request

The Transmit FIFO Underflow Request indicates that an underflow condition in the TX FIFO has occurred. The transmit underflow condition is detected only when the DSPI is operating in slave mode and SPI configuration. The TFUF bit is set when the TX FIFO of a DSPI is empty, and a transfer is initiated from an external SPI master. If the TFUF bit is set while the TFUF_RE bit in the DSPI_RSER is set, an interrupt request is generated.

21.4.7.5 Receive FIFO drain interrupt or DMA request

The Receive FIFO Drain Request indicates that the RX FIFO is not empty. The Receive FIFO Drain Request is generated when the number of entries in the RX FIFO is not zero, and the DSPI_RSER[RFDF_RE] bit is set. The DSPI_RSER[RFDF_DIRS] bit selects whether a DMA request or an interrupt request is generated.

21.4.7.6 Receive FIFO overflow interrupt request

The Receive FIFO Overflow Request indicates that an overflow condition in the RX FIFO has occurred. A Receive FIFO Overflow request is generated when RX FIFO and shift register are full and a transfer is initiated. The DSPI_RSER[RFOF_RE] bit must be set for the interrupt request to be generated.

Depending on the state of the DSPI_MCR[ROOE] bit, the data from the transfer that generated the overflow is either ignored or shifted in to the shift register. If the ROOE bit is set, the incoming data is shifted in to the shift register. If the ROOE bit is cleared, the incoming data is ignored.

21.4.7.7 SPI frame parity error interrupt request

The SPI frame parity error flag indicates that an SPI frame with parity error had been received. The DSPI_RSER[SPEF_RE] bit must be set for the interrupt request to be generated.

21.4.8 Power- saving features

The DSPI supports two power-saving strategies:

- External Stop mode
- Module Disable mode—Clock gating of non-memory mapped logic

21.4.8.1 Stop mode (external stop mode)

The DSPI supports the stop mode protocol. When a request is made to enter external stop mode, the DSPI block acknowledges the request. If a serial transfer is in progress, the DSPI waits until it reaches the frame boundary before it is ready to have its clocks shut off. While the clocks are shut off, the DSPI memory-mapped logic is not accessible. The states of the interrupt and DMA request signals cannot be changed while in External Stop mode.

21.4.8.2 Module disable mode

Module disable mode is a block-specific mode that the DSPI can enter to save power. Host CPU can initiate the module disable mode by setting the MDIS bit in the DSPI_MCR. The module disable mode can also be initiated by hardware.

When the MDIS bit is set, the DSPI negates Clock Enable signal at the next frame boundary. If implemented, the Clock Enable signal can stop the clock to the non-memory mapped logic. When Clock Enable is negated, the DSPI is in a dormant state, but the memory mapped registers are still accessible. Certain read or write operations have a different effect when the DSPI is in the module disable mode. Reading the RX FIFO Pop Register does not change the state of the RX FIFO. Likewise, writing to the TX FIFO Push Register does not change the state of the TX FIFO. Clearing either of the FIFOs has no effect in the module disable mode. Changes to the DIS_TXF and DIS_RXF fields of the DSPI_MCR have no effect in the module disable mode. In the module disable mode, all status bits and register flags in the DSPI return the correct values when read, but writing to them has no effect. Writing to the DSPI_TCR during module disable mode has no effect. Interrupt and DMA request signals cannot be cleared while in the module disable mode.

21.5 Initialization and application information

21.5.1 Managing queues

The queues are not part of the DSPI, but the DSPI includes features in support of queue management. Queues are primarily supported in SPI Configuration.

1. When DSPI executes last command word from a queue, the EOQ bit in the command word is set to indicate to the DSPI that this is the last entry in the queue.
2. At the end of the transfer, corresponding to the command word with EOQ set is sampled, the DSPI_SR[EOQF] flag bit is set.
3. The setting of the EOQF flag disables serial transmission and reception of data, putting the DSPI in the STOPPED state. The TXRXS bit is cleared to indicate the STOPPED state.
4. The DMA can continue to fill TX FIFO until it is full or step 5 occurs.
5. Disable DSPI DMA transfers by disabling the DMA enable request for the DMA channel assigned to TX FIFO and RX FIFO. This is done by clearing the corresponding DMA enable request bits in the DMA Controller.
6. Ensure all received data in RX FIFO has been transferred to memory receive queue by reading the RXCNT in DSPI_SR or by checking RFDF in the DSPI_SR after each read operation of the DSPI_POPR.
7. Modify DMA descriptor of TX and RX channels for new queues
8. Flush TX the FIFO by writing a '1' to the CLR_TXF bit in the DSPI_MCR. Flush RX FIFO by writing a '1' to the CLR_RXF bit in the DSPI_MCR.
9. Clear transfer count either by setting CTCNT bit in the command word of the first entry in the new queue or via CPU writing directly to SPI_TCNT field in the DSPI_TCR.
10. Enable DMA channel by enabling the DMA enable request for the DMA channel assigned to the DSPI TX FIFO, and RX FIFO by setting the corresponding DMA set enable request bit.
11. Enable serial transmission and serial reception of data by clearing the EOQF bit.

21.5.2 Switching master and slave mode

When changing modes in the DSPI, follow the steps below to guarantee proper operation.

1. Halt the DSPI by setting DSPI_MCR[HALT].
2. Clear the transmit and receive FIFOs by writing a 1 to the CLR_TXF and CLR_RXF bits in DSPI_MCR.
3. Set the appropriate mode in DSPI_MCR[MSTR] and enable the DSPI by clearing DSPI_MCR[HALT].

21.5.3 Baud rate settings

Table 21-28 shows the baud rate that is generated based on the combination of the baud rate prescaler PBR and the baud rate scaler BR in the DSPI_n_CTAR registers. The values calculated assume a 100 MHz system frequency and the double baud rate DBR bit is clear.

Table 21-28. Baud rate values (bps)

		Baud rate divider prescaler values (DSPIn_CTAR[PBR])			
		2	3	5	7
Baud Rate scaler values (DSPIn_CTAR[BR])	2	25.0 MHz	16.7 MHz	10.0 MHz	7.14 MHz
	4	12.5 MHz	8.33 MHz	5.00 MHz	3.57 MHz
	6	8.33 MHz	5.56 MHz	3.33 MHz	2.38 MHz
	8	6.25 MHz	4.17 MHz	2.50 MHz	1.79 MHz
	16	3.12 MHz	2.08 MHz	1.25 MHz	893 kHz
	32	1.56 MHz	1.04 MHz	625 kHz	446 kHz
	64	781 kHz	521 kHz	312 kHz	223 kHz
	128	391 kHz	260 kHz	156 kHz	112 kHz
	256	195 kHz	130 kHz	78.1 kHz	55.8 kHz
	512	97.7 kHz	65.1 kHz	39.1 kHz	27.9 kHz
	1024	48.8 kHz	32.6 kHz	19.5 kHz	14.0 kHz
	2048	24.4 kHz	16.3 kHz	9.77 kHz	6.98 kHz
	4096	12.2 kHz	8.14 kHz	4.88 kHz	3.49 kHz
	8192	6.10 kHz	4.07 kHz	2.44 kHz	1.74 kHz
	16384	3.05 kHz	2.04 kHz	1.22 kHz	872 Hz
32768	1.53 kHz	1.02 kHz	610 Hz	436 Hz	

21.5.4 Delay settings

Table 21-29 shows the values for the delay after transfer (t_{DT}) and CS to SCK delay (T_{CSC}) that can be generated based on the prescaler values and the scaler values set in the DSPI_CTAR registers. The values calculated assume a 100 MHz system frequency.

Table 21-29. Delay values

		Delay prescaler values (DSPI _n _CTAR[PBR])			
		1	3	5	7
Delay scaler values (DSPI _n _CTAR[DT])	2	20.0 ns	60.0 ns	100.0 ns	140.0 ns
	4	40.0 ns	120.0 ns	200.0 ns	280.0 ns
	8	80.0 ns	240.0 ns	400.0 ns	560.0 ns
	16	160.0 ns	480.0 ns	800.0 ns	1.1 μs
	32	320.0 ns	960.0 ns	1.6 μs	2.2 μs
	64	640.0 ns	1.9 μs	3.2 μs	4.5 μs
	128	1.3 μs	3.8 μs	6.4 μs	9.0 μs
	256	2.6 μs	7.7 μs	12.8 μs	17.9 μs
	512	5.1 μs	15.4 μs	25.6 μs	35.8 μs
	1024	10.2 μs	30.7 μs	51.2 μs	71.7 μs
	2048	20.5 μs	61.4 μs	102.4 μs	143.4 μs
	4096	41.0 μs	122.9 μs	204.8 μs	286.7 μs
	8192	81.9 μs	245.8 μs	409.6 μs	573.4 μs
	16384	163.8 μs	491.5 μs	819.2 μs	1.1 ms
	32768	327.7 μs	983.0 μs	1.6 ms	2.3 ms
65536	655.4 μs	2.0 ms	3.3 ms	4.6 ms	

21.5.5 Calculation of FIFO pointer addresses

The user has complete visibility of the TX and RX FIFO contents through the FIFO registers, and valid entries can be identified through a memory mapped pointer and a memory mapped counter for each FIFO. The pointer to the first-in entry in each FIFO is memory mapped. For the TX FIFO the first-in pointer is the transmit next pointer (TXNXTPTR). For the RX FIFO the first-in pointer is the pop next pointer (POPNXTPTR).

See [Section 21.4.2.4, Transmit First In First Out \(TX FIFO\) buffering mechanism](#), and [Section 21.4.2.5, Receive First In First Out \(RX FIFO\) buffering mechanism](#), for details on the FIFO operation. The TX FIFO is chosen for the illustration, but the concepts carry over to the RX FIFO.

[Figure 21-31](#) illustrates the concept of first-in and last-in FIFO entries along with the FIFO Counter.




Figure 21-31. TX FIFO pointers and counter

21.5.5.1 Address calculation for the first-in entry and last-in entry in the TX FIFO

The memory address of the first-in entry in the TX FIFO is computed by the following equation:

$$\text{First-in Entry Address} = \text{TX FIFO Base} + (4 \times \text{TXNXTPTR}) \quad \text{Eqn. 21-7}$$

The memory address of the last-in entry in the TX FIFO is computed by the following equation:

$$\text{Last-in Entry address} = \text{TX FIFO Base} + 4 \times (\text{TXCTR} + \text{TXNXTPTR} - 1) \text{mod}(\text{TXFIFOdepth}) \quad \text{Eqn. 21-8}$$

TX FIFO Base — Base address of TX FIFO

TXCTR — TX FIFO Counter

TXNXTPTR — Transmit Next Pointer

TX FIFO Depth — Transmit FIFO depth (5 entries)

21.5.5.2 Address calculation for the first-in entry and last-in entry in the RX FIFO

The memory address of the first-in entry in the RX FIFO is computed by the following equation:

$$\text{First-in Entry Address} = \text{RX FIFO Base} + (4 \times \text{POPNXTPTR}) \quad \text{Eqn. 21-9}$$

The memory address of the last-in entry in the RX FIFO is computed by the following equation:

$$\text{Last-in Entry address} = \text{RX FIFO Base} + 4 \times (\text{RXCTR} + \text{POPNXTPTR} - 1) \text{mod}(\text{RXFIFOdepth}) \quad \text{Eqn. 21-10}$$

RX FIFO Base — Base address of RX FIFO

RXCTR — RX FIFO counter

POPNXTPTR — Pop Next Pointer

RX FIFO Depth — Receive FIFO depth (16 entries on DSPI0 and DSPI1, 5 entries on DSPI2)

Chapter 22

External Bus Interface (EBI)

22.1 Introduction

22.1.1 Overview

The External Bus Interface (EBI) handles the transfer of information between the internal busses and the memories or peripherals in the external address space. The EBI includes a memory controller that generates interface signals to support a variety of external memories. This includes Single Data Rate (SDR) burst mode flash, SRAM, and asynchronous memories. It supports up to four regions (via chip selects), each with its own programmed attributes (plus four calibration chip-select regions).

22.1.2 Features

- 64-bit AMBA AHB (no arbitration support)
- 32-bit Address bus with transfer size indication (24 address signals available on pins)
- 32-bit Data bus (16-bit Data Bus Mode also supported)
- Multiplexed Address on Data pins (single master)
- Memory controller with support for various memory types:
 - synchronous burst SDR flash and SRAM
 - asynchronous/legacy flash and SRAM
- Burst support (wrapped only)
- Bus monitor
- Port size configuration per chip select (16 or 32 bits)
- Configurable wait states
- Configurable internal or external transfer acknowledge (\overline{TA}) per chip select
- Four Chip-Select ($\overline{CS}[0:3]$) signals
- Four Write/Byte Enable ($\overline{WE}[0:3]/\overline{BE}[0:3]$) signals
- Slower-speed clock modes
- Stop and Module Disable Modes for power savings
- Optional automatic CLKOUT gating to save power and reduce EMI
- Misaligned access support (for chip-select accesses only)
- Compatible with MPC5xx external bus (with some limitations)

22.1.3 Modes of operation

The mode of the EBI is determined by the MDIS, EXTMM, and AD_MUX bits in the EBI_MCR. See [Section 22.3.1.1, EBI Module Configuration Register \(EBI_MCR\)](#), for details. Slower-speed modes,

Debug Mode, Stop Mode, and Factory Test Mode are modes that the MCU may enter, in parallel to the EBI being configured in one of its block-specific modes.

22.1.3.1 Single master mode

In single master mode, the EBI responds to internal requests matching one of its regions, but ignores all externally initiated bus requests. The MCU is the only master allowed to initiate transactions on the external bus in this mode; therefore, it acts as a parked master and does not have to arbitrate for the bus before starting each cycle. The $\overline{\text{BR}}$, $\overline{\text{BG}}$, and $\overline{\text{BB}}$ signals are not used by the EBI in this mode, and are available for use in an alternate function by another block of the MCU. Single master mode is entered when $\text{EXTM} = 0$ and $\text{MDIS} = 0$ in the EBI_MCR .

22.1.3.2 Module disable mode

The module disable mode is used for MCU power management. The clock to the non-memory mapped logic in the EBI can be stopped while in module disable mode. Logic on the MCU external to the EBI is needed to fully implement the module disable mode (to shut off the clock). Internal master requests made to the external bus in module disable mode are terminated with transfer error (internally, no external $\overline{\text{TEA}}$ assertion). Module disable mode is entered when $\text{MDIS} = 1$ in the EBI_MCR .

22.1.3.3 Stop mode

The EBI supports the stop mode mechanism used for MCU power management. When a request is made to enter stop mode (controlled in device logic outside EBI), the EBI block completes any pending bus transactions and acknowledges the stop request. After the acknowledgement, the system clock input may be shut off by the clock driver on the MCU. While the clocks are shut off, the EBI is not accessible. While in stop mode, accesses to the EBI from the internal master are terminated with a transfer error (internally, no external $\overline{\text{TEA}}$ assertion).

22.1.3.4 Slower-speed modes

In slower-speed modes, the external CLKOUT frequency is divided (by 2, 3, etc.) compared with that of the internal system bus. The EBI behavior remains dictated by the mode of the EBI, except that it drives and samples signals at the CLKOUT frequency rather than the internal system frequency. This mode is selected by writing a clock control register in a block outside of the EBI. Refer to the device-specific documentation to see which slower-speed modes are available for a particular MCU (1/2, 1/3, etc.).

22.1.3.5 16-bit data bus mode

The EBI on the PXS30 supports a 16-bit data bus mode. In this mode, only 16 data signals are used by the EBI. The user can select which 16 data signals are used ($\text{DATA}[0:15]$ or $\text{DATA}[16:31]$) by writing the D16_31 bit in the EBI_MCR .

For EBI-mastered accesses, the operation in 16-bit Data Bus Mode ($\text{DBM} = 1$, $\text{PS} = x$) is similar to a chip-select access to a 16-bit port in 32-bit Data Bus Mode ($\text{DBM} = 0$, $\text{PS} = 1$), except for the case of a non-chip-select access of exactly 32-bit size.

EBI-mastered non-chip-select accesses of exactly 32-bit size are supported via a two (16-bit) beat burst for both reads and writes. See [Section 22.4.2.9, Non-chip-select burst in 16-bit data bus mode](#). Non-chip-select transfers of non-32-bit size are supported in standard non-burst fashion.

16-bit Data Bus Mode is entered when $DBM = 1$ in the `EBI_MCR`. Some MCUs may have $DBM = 1$ by default out of reset. See the device-specific documentation for the `DBM` and `D16_31` reset values.

22.1.3.6 Multiplexed address on data bus mode

This mode covers several cases aimed at reducing pin count on MCU and external components. In this mode, the `DATA` pins drive (for internal master cycles) the address value on the first clock of the cycle (while \overline{TS} is asserted).

The memory controller supports per-chip-select selection of multiplexing address/data through the `BRx[AD_MUX]` bit.

Address on Data bus multiplexing also supports the 16-bit data bus mode ($MCR[DBM] = 1$) and 16-bit memories ($ORx[PS] = 1$). The user can select which 16 data signals are used (`DATA[0:15]` or `DATA[16:31]`) by writing the `D16_31` bit in the `EBI_MCR`. For either setting of `D16_31`, the 16 LSBs of external address (`ADDR[16:31]`) are driven onto the selected 16 `DATA` pins. If additional address lines are required to interface to the memory, then non-muxed address pins are sometimes (see note below) required to complete the address space (e.g. `ADDR[8:15]` are commonly present as non-muxed address pins).

NOTE

The EBI also drives the unused 16 `DATA` signals with the MSBs of the external address, zero-padded in front (e.g., when `D16_31` bit is set for a device with 24 `ADDR` pins, the EBI drives `(0b00000000,ADDR[8:15])` on `DATA[0:15]`. This allows the device to optionally use `DATA[8:15]` for the upper 8 external address lines instead of requiring separate non-muxed `ADDR[8:15]` pins. This is relevant primarily for devices that support both 32-bit and 16-bit A/D muxed operation, so therefore have `DATA[16:31]` pins present on the device, and in that case are not required to have separate `ADDR` pins.

For more details (e.g. timing diagrams), see [Section 22.4.2.11, Address/data multiplexing](#).

22.1.3.7 Debug mode

When the MCU is in debug mode, the EBI behavior is unaffected and remains dictated by the mode of the EBI.

22.2 External signal description

22.2.1 Overview

[Table 22-1](#) lists the external pins used by the EBI. Not all signals listed here are externally available.

Table 22-1. Signal properties

Name	I/O Type	Function	Pull ¹
ADDR[8:31]	I/O	Address bus	—
$\overline{\text{BDIP}}$	Output	Burst Data in Progress	Up
CLKOUT ²	Output	Clock out	—
DATA[0:15]	I/O	Data bus ³	—
OE	Output	Output Enable	Up
RD $\overline{\text{WR}}$	I/O	Read_Write	Up
TA	I/O	Transfer Acknowledge	Up
TEA	I/O	Transfer Error Acknowledge	Up
TS	I/O	Transfer Start	Up
TSIZ[0:1]	I/O	Transfer Size	—
$\overline{\text{WE}}[0:3]/\overline{\text{BE}}[0:3]$	Output	Write/Byte Enables	Up
ALE	Output	Address Latch Enable	Up

NOTES:

¹ This column shows which signals require a weak pullup or pulldown.

² The CLKOUT signal is driven by the System Clock Block outside the EBI.

³ In Address/Data multiplexing modes, data also shows the address during the address phase.

22.2.2 Detailed signal descriptions

22.2.2.1 ADDR [8:31] — Address Lines 8–31

The ADDR[8:31] signals specify the physical address of the bus transaction.

The 24 address lines correspond to bits 8-31 of the EBI's 32-bit internal address bus.

22.2.2.2 $\overline{\text{BDIP}}$ — Burst Data in Progress

$\overline{\text{BDIP}}$ is asserted to indicate that the master is requesting another data beat following the current one.

This signal is driven by the EBI on all EBI-mastered external burst cycles, but is only sampled by burst mode memories that have a corresponding pin. See [Section 22.4.2.5, Burst transfer](#).

22.2.2.3 CLKOUT — Clock Output

CLKOUT is a general-purpose clock output signal to connect to the clock input of SDR external memories and in some cases to the input clock of another MCU in multi-master configurations.

22.2.2.4 $\overline{\text{CS}}$ [0:3] — Chip Selects 0-3

$\overline{\text{CS}}_x$ is asserted by the master to indicate that this transaction is targeted for a particular memory bank on the Primary external bus.

$\overline{\text{CS}}$ is driven in the same clock as the assertion of $\overline{\text{TS}}$ and valid address, and is kept valid until the cycle is terminated. See [Section 22.4.1.4, Memory controller with support for various memory types](#), for details on chip-select operation.

22.2.2.5 DATA [16:31] — Data Lines 16-31

The DATA[16:31] signals contain the data to be transferred for the current transaction.

DATA[16:31] is driven by the EBI when it owns the external bus and it initiates a write transaction to an external device.

DATA[16:31] is driven by an external device during a read transaction from the EBI.

For 8-bit and 16-bit transactions, the byte lanes not selected for the transfer do not supply valid data.

DATA[16:31] is driven by the EBI in the address phase with the ADDR value if the Address on Data multiplexing mode is enabled. See [Section 22.1.3.6, Multiplexed address on data bus mode](#), for details.

In 16-bit data bus mode, (or for chip-select accesses to a 16-bit port), only DATA[0:15] or DATA[16:31] are used by the EBI, depending on the setting of the D16_31 bit in the EBI_MCR. See [Section 22.1.3.5, 16-bit data bus mode](#).

22.2.2.6 \overline{OE} — Output Enable

\overline{OE} indicates when an external memory is permitted to drive back read data. External memories must have their data output buffers off when \overline{OE} is negated. \overline{OE} is only asserted for chip-select accesses.

For read cycles, \overline{OE} is asserted one clock after \overline{TS} assertion (by default with EBI_BR[EOE] = 00) and held until the termination of the transfer. For write cycles, \overline{OE} is negated throughout the cycle.

22.2.2.7 RD_ \overline{WR} — Read / Write

RD_ \overline{WR} indicates whether the current transaction is a read access or a write access.

RD_ \overline{WR} is driven in the same clock as the assertion of \overline{TS} and valid address, and is kept valid until the cycle is terminated.

22.2.2.8 \overline{TA} — Transfer Acknowledge

\overline{TA} is asserted to indicate that the slave has received the data (and completed the access) for a write cycle, or returned data for a read cycle. If the transaction is a burst read, \overline{TA} is asserted for each one of the transaction beats. For write transactions, \overline{TA} is only asserted once at access completion, even if more than one write data beat is transferred.

\overline{TA} is driven by the EBI when the access is controlled by the chip selects (and SETA = 0). Otherwise, \overline{TA} is driven by the slave device to which the current transaction was addressed.

See [Section 22.4.2.8, Termination signals protocol](#), for more details.

22.2.2.9 \overline{TEA} — Transfer Error Acknowledge

\overline{TEA} is asserted by either the EBI or an external device to indicate that an error condition has occurred during the bus cycle.

\overline{TEA} is asserted by the EBI when the internal bus monitor detected a timeout error.

See [Section 22.4.2.8, Termination signals protocol](#), for more details.

22.2.2.10 \overline{TS} — Transfer Start

\overline{TS} is asserted by the current bus owner to indicate the start of a transaction on the external bus.

\overline{TS} is only asserted for the first clock cycle of the transaction, and is negated in the successive clock cycles until the end of the transaction.

22.2.2.11 TSIZ [0:1] — Transfer Size 0–1

TSIZ[0:1] indicates the size of the requested data transfer, for aligned internal master transfers only. For the special case of misaligned chip-select transfers, TSIZ[0:1] values are not specified, and must not be used by external devices for those transfers.

The TSIZ[0:1] signals may be used with ADDR[30:31] to determine which byte lanes of the data bus are involved in the transfer. For non-burst transfers, the TSIZ[0:1] signals specify the number of bytes starting from the byte location addressed by ADDR[30:31]. In burst transfers, the value of TSIZ[0:1] is always 00.

Table 22-2. TSIZ[0:1] encoding

Burst Cycle	TSIZ[0:1]	Transfer Size
N	0b01	Byte
N	0b10	16-bit
N	0b11	Reserved
N	0b00	32-bit
Y	0b00	Burst

The SIZEN bit has no effect on the EBI when it is mastering a transaction on the external bus. TSIZ[0:1] is still driven appropriately by the EBI. See [Section 22.3.1.1, EBI Module Configuration Register \(EBI_MCR\)](#).

22.2.2.12 \overline{WE} [0:3] / \overline{BE} [0:3] — Write/Byte Enables 0–3

Write enables are used to enable program operations to a particular memory. These signals can also be used as byte enables for read and write operation by setting the WEBS bit in the appropriate Base Register. \overline{WE} [0:3]/ \overline{BE} [0:3] are only asserted for chip-select accesses.

For chip-select accesses to a 16-bit port, only \overline{WE} [0:1]/ \overline{BE} [0:1] are used by the EBI, regardless of which half of the DATA bus is selected via the D16_31 bit in the EBI_MCR.

See [Section 22.4.1.10, Four Write/Byte Enable \(WE/BE\) signals](#), for more details on \overline{WE} [0:3]/ \overline{BE} [0:3] functionality.

22.2.3 Signal output buffer enable logic by mode

[Table 22-3](#) describes how the EBI drives its output buffer enable (OBE) signals. These are internal signals from the EBI to device logic outside the EBI, that determine when the EBI strongly drives values on pins. When the OBE for an EBI signal is asserted (1), the EBI strongly drives the value on that pin. When the OBE is negated (0), the EBI does not drive the signal, and the value is determined by internal or external

pullups/pulldowns, and/or device logic outside EBI block. The logic in [Table 22-3](#) can be overwritten by device logic, so see the device-specific documentation for any exceptions to the logic below.

Table 22-3. Signal output buffer enable logic by mode¹

Signal	OBE value by mode (1 = strongly driven, 0 = not driven by EBI)		
	Module disable mode ² (EXTM = X, MDIS = 1)	Single master mode (EXTM = 0, MDIS = 0)	External master mode (EXTM = 1, MDIS = 0)
ADDR[8:31]	0	1	1 during int. master access
BDIP	0	1	1 during int. master access
CAL_CS[0:3]	0	1	1 during int. master access
DATA[16:31]	0	Only 1 during write access or on Address phase when Addr/Data muxing is enabled.	
\overline{OE}	0	1	1 during int. master access
RD_W \overline{R}	0	1	1 during int. master access
\overline{TA}	0	Only 1 during chip-select (or cal-chip-select) SETA = 0 access	
\overline{TEA}	0	Only 1 for 2 cycles when timeout occurs	
\overline{TS}	0	1	1 during int. master access
TSIZ[0:1]	0	1	1 during int. master access
\overline{WE} [0:3]/ \overline{BE} [0:3]	0	1	1 during int. master access

NOTES:

- ¹ The values in this table only indicate when signals are strongly driven, not the logic value on the pin itself.
- ² This assumes that the clock to the EBI is shut off when MDIS = 1. This is an optional device feature. If the clocks are left running to EBI even when MDIS = 1, then the EBI OBE behavior is as if in Single Master Mode (though EBI accesses are not supported in this scenario).

22.3 Memory map and register description

[Table 22-4](#) shows the EBI registers.

Table 22-4. EBI memory map

Offset from EBI_BASE (0xC3F8_4000)	Register	Access ₁	Reset Value ^{2, 3}	Location
0x0000	EBI Module Configuration Register (EBI_MCR)	R/W	0x0000_0805	on page 22-8
0x0004	Reserved			
0x0008	EBI Transfer Error Status Register (EBI_TESR)	R	0x0000_0000	on page 22-11
0x000C	EBI Bus Monitor Control Register (EBI_BMCR)	R/W	0x0000_FF80	on page 22-12
0x0010	EBI Base Register Bank 0 (EBI_BR0)	R/W	0x2000_0002	on page 22-12
0x0014	EBI Option Register Bank 0 (EBI_OR0)	R/W	0xE000_0000	on page 22-15
0x0018	EBI Base Register Bank 1 (EBI_BR1)	R/W	0x2000_0002	on page 22-12
0x001C	EBI Option Register Bank 1 (EBI_OR1)	R/W	0xE000_0000	on page 22-15

Table 22-4. EBI memory map (continued)

Offset from EBI_BASE (0xC3F8_4000)	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0020	EBI Base Register Bank 2 (EBI_BR2)	R/W	0x2000_0002	on page 22-12
0x0024	EBI Option Register Bank 2 (EBI_OR2)	R/W	0xE000_0000	on page 22-15
0x0028	EBI Base Register Bank 3 (EBI_BR3)	R/W	0x2000_0002	on page 22-12
0x002C	EBI Option Register Bank 3 (EBI_OR3)	R/W	0xE000_0000	on page 22-15
0x0030–0xFFFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.
- ³ In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

22.3.1 Register descriptions

NOTE

Other than the exceptions noted below, EBI registers must not be written while a transaction to the EBI (from internal master) is in progress (or within 2 CLKOUT cycles after a transaction has just completed, to allow internal state machines to go IDLE). In those cases, the behavior is undefined.

Exceptions that can be written while an EBI transaction is in progress:

- All bits in EBI_TESR
- SIZE, SIZEN fields in EBI_MCR

See [Section 22.5.1, Booting from external memory](#), for related application information.

22.3.1.1 EBI Module Configuration Register (EBI_MCR)

The EBI Module Configuration Register (EBI_MCR) contains bits that configure various attributes associated with EBI operation.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	SIZE	SIZE		0	0	0	0	0	0	0	0
W						N										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ACG	EXT	EAR	EARP	0	0	0	0	MDI	0	0	0	D16_	AD_	DBM	
W	E	M	B													
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	1

Figure 22-1. EBI Module Configuration Register (EBI_MCR)

Table 22-5. EBI_MCR field descriptions

Field	Description
SIZEN	SIZE enable. The SIZEN bit enables the control of transfer size by the SIZE field (as opposed to external TSIZ pins) for external master transactions to internal address space. 0 Transfer size controlled by TSIZ[0:1] pins. 1 Transfer size controlled by SIZE field.
SIZE	Transfer size' The SIZE field determines the transfer size of external master transactions to internal address space when SIZEN = 1. This field is ignored when SIZEN = 0. This field must be written before doing an external master transfer of a different size than the current setting. The DBM bit affects how the SIZE field should be set for the special case of 64-bit external master transfers. Table 22-6 shows how to set SIZE appropriately for all the cases.
ACGE	Automatic CLKOUT Gating Enable. The ACGE bit enables the EBI feature of turning off CLKOUT (holding it high) during idle periods in-between external bus accesses. 0 Automatic CLKOUT Gating is disabled. 1 Automatic CLKOUT Gating is enabled.
EXTM	External Master Mode 0 External Master Mode is inactive (Single Master Mode) 1 The EXTM bit enables the External Master Mode of operation when MDIS = 0. When MDIS = 1, the EXTM bit is a don't care, and is treated as 0. In External Master Mode, an external master on the external bus can access any internal memory-mapped space while the internal e200z core is fully operational. When EXTM = 0, only internal masters can access the internal memory space. This bit also determines the functionality of the \overline{BR} , \overline{BG} and \overline{BB} signals. External Master Mode is active.
EARB	External Arbitration 0 Internal arbitration is used. When EXTM = 0, the EARB bit is a don't care, and is treated as 0. External arbitration is used.

Table 22-5. EBI_MCR field descriptions (continued)

Field	Description										
EARP	<p>Note: External Arbitration Request Priority. This field defines the priority of an external master's arbitration request (0-2), with 2 being the highest priority level (EARP = 11 is reserved). This field is valid only when EARB = 00 (internal arbitration). The internal masters of the MCU have a fixed priority of 1. By default, internal and external masters have equal priority.</p> <table border="1"> <thead> <tr> <th>EARP</th> <th>Priority</th> </tr> </thead> <tbody> <tr> <td>0b00</td> <td>MCU has priority</td> </tr> <tr> <td>0b01</td> <td>Equal priority, round-robin used</td> </tr> <tr> <td>0b10</td> <td>External master has priority</td> </tr> <tr> <td>0b11</td> <td>Reserved</td> </tr> </tbody> </table>	EARP	Priority	0b00	MCU has priority	0b01	Equal priority, round-robin used	0b10	External master has priority	0b11	Reserved
EARP	Priority										
0b00	MCU has priority										
0b01	Equal priority, round-robin used										
0b10	External master has priority										
0b11	Reserved										
MDIS	<p>Module Disable Mode. The MDIS bit controls an internal EBI "enable clk" signal which can be used (if MCU logic supports) to control the clocks to the EBI. The MDIS bit allows the clock to be stopped to the non-memory mapped logic in the EBI, effectively putting the EBI in a software controlled power-saving state. See Section 22.1.3.2, Module disable mode, for more information. No external bus accesses can be performed when the EBI is in Module Disable Mode (MDIS = 1).</p> <p>0 Module Disable Mode is inactive (assert "enable clk" signal). 1 Module Disable Mode is active (negate "enable clk" signal).</p>										
D16_31	<p>Data Bus 16_31 Select. The D16_31 bit controls whether the EBI uses the DATA[0:15] or DATA[16:31] signals, when in 16-bit Data Bus Mode (DBM = 1) or for chip-select accesses to a 16-bit port (PS = 1).</p> <p>0 DATA[0:15] signals are used for 16-bit port accesses. 1 DATA[16:31] signals are used for 16-bit port accesses.</p> <p>Note: One usage case exists where D16_31 = 0 cannot be used. For systems that are using both a 32-bit non-chip-select device AND a 16-bit device (chip-select or non-chip-select), the user must set D16_31 = 1. Otherwise (if D16_31 = 0 is used), when an access to the 16-bit device is performed, the 32-bit non-chip-select device may decode the wrong upper address bits and may respond to that access, causing contention on the shared address/data lines going to both devices. This is due to the 32-bit device expecting address 8:15 on DATA[8:15] pins, whereas D16_31 = 0 has address 24:31 on those pins. This contention case is avoided when D16_31 = 1, because the shared address/data pins have the same functions for both the 16-bit and 32-bit memory accesses (address 16:31 on DATA[16:31] pins). This contention case is also avoided when only chip-select devices are used, since the devices ignore accesses when their corresponding chip-select is not asserted.</p>										
AD_MUX	<p>Address on Data Bus Multiplexing Mode. The AD_MUX bit controls whether non-chip-select accesses have the address driven on the data bus in the address phase of a cycle.</p> <p>0 Only Data on data pins for non-CS accesses. 1 Address on Data Multiplexing Mode is used for non-CS accesses.</p>										
DBM	<p>Data Bus Mode. The DBM bit controls whether the EBI is in 32-bit or 16-bit Data Bus Mode.</p> <p>0 32-bit Data Bus Mode is used. 1 16-bit Data Bus Mode is used.</p>										

Table 22-6. SIZE Encoding¹

DBM	Size of Ext. Master Transfer ²	SIZE
X ³	Byte	0b01
X	16-bit	0b10
X	32-bit ⁴	0b00
0	64-bit	0b00
1	64-bit	0b10
X	Reserved	0b11

NOTES:

- ¹ This table is not affected by width of internal AMBA bus (32 or 64 bits), only by the size of the transfer.
- ² This refers to size of external master transfer on external master MCU as determined by the source code. For example, if the external master code does a 64-bit load (or store) to an EBI with a 32-bit bus (DBM = 0), this is broken into two 32-bit transfers, so SIZE field must be set to 32 bits (0b00). For a 16-bit bus, the 64-bit access is broken into four 16-bit transfers, so SIZE must be set to 16 bits (0b01).
- ³ “Don’t care” value for this case.
- ⁴ 32-bit transfers use SIZE 0b00 regardless of DBM because special logic in the EBI handles 32-bit coherent non-chip-select accesses even when DBM = 1. Similar logic is not present for 64-bit transfers, so these are broken into separate bus-size accesses.

22.3.1.2 EBI Transfer Error Status Register (EBI_TESR)

The EBI Transfer Error Status Register contains a bit for each type of transfer error on the external bus. A bit set to logic 1 indicates what type of transfer error occurred since the last time the bits were cleared. Each bit can be cleared by reset or by writing a 1 to it. Writing a 0 has no effect.

Address: Base + 0x0008 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TEA F	BMT F
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 22-2. EBI Transfer Error Status Register (EBI_TESR)

Table 22-7. EBI_TESR field descriptions

Field	Description
TEAF	Transfer Error Acknowledge Flag This bit is set if the cycle was terminated by an externally generated \overline{TEA} signal. 0 No error. 1 External \overline{TEA} occurred.
BMTF	Bus Monitor Timeout Flag This bit is set if the cycle was terminated by a bus monitor timeout. 0 No error. 1 Bus monitor timeout occurred.

22.3.1.3 EBI Bus Monitor Control Register (EBI_BMCR)

The EBI Bus Monitor Control Register controls the timeout period of the bus monitor and whether it is enabled or disabled.

Address: Base + 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BMT								BME	0	0	0	0	0	0	0
W																
Reset	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0

Figure 22-3. EBI Bus Monitor Control Register (EBI_BMCR)

Table 22-8. EBI_BMCR field descriptions

Field	Description
BMT	Bus Monitor Timing. This field defines the timeout period, in 8 external bus clock resolution, for the Bus Monitor. See Section 22.4.1.6, Bus monitor , for more details on bus monitor operation. Timeout Period = $(2 + (8 \times BMT)) / \text{external bus clock frequency}$.
BME	Bus Monitor Enable. This bit controls whether the bus monitor is enabled for internal to external bus cycles. The BME bit is ignored (treated as 0) for chip-select accesses with internal \overline{TA} (SETA = 0). 0 Disable bus monitor. 1 Enable bus monitor (for external \overline{TA} accesses only).

22.3.1.4 EBI Base Registers (EBI_BRn)

The EBI Base Registers (EBI_BRn) are used to define the base address and other attributes for the corresponding chip select.




Figure 22-4. EBI Base Registers (EBI_BRn)

Table 22-9. EBI_BRn field descriptions

Field	Description										
BA	Base Address. These bits are compared to the corresponding unmasked address signals among ADDR[0:16] of the internal address bus to determine if a memory bank controlled by the memory controller is being accessed by an internal bus master.										
LWRN	Late RD \overline{WR} Negation. The LWRN bit determines the timing of RD \overline{WR} signal negation for a write transfer (except for SETA = 1 transfers, where RD \overline{WR} negates with \overline{CS} by default, so LWRN has no effect). 0 Negate RD \overline{WR} one cycle earlier than \overline{CS} negation. See Figure 22-16 . 1 Negate RD \overline{WR} the same cycle as \overline{CS} negation. See Figure 22-20 .										
PS	Port Size. The PS bit determines the data bus width of transactions to this chip-select bank. 0 32-bit port. 1 16-bit port. Note: In the case where the DBM bit in EBI_MCR is set for 16-bit Data Bus Mode, the PS bit value is ignored and is always treated as a '1' (16-bit port).										
EOE	Early \overline{OE} . The EOE field determines the timing of \overline{OE} signal assertion for a read transfer. When EBI_BR[ADMUX] = 1, the EOE value is ignored and treated as 0b00 (in order to avoid contention on shared address/data bus for muxed transfers). <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>EOE</th> <th>Timing of \overline{OE} Assertion</th> </tr> </thead> <tbody> <tr> <td>00¹</td> <td>Assert \overline{OE} 1 CLKOUT cycle after \overline{TS} assertion (see Figure 22-10)</td> </tr> <tr> <td>01</td> <td>Assert \overline{OE} the same CLKOUT cycle as \overline{TS} assertion (see Figure 22-14)</td> </tr> <tr> <td>10</td> <td>Assert \overline{OE} one internal clock cycle after \overline{TS} assertion (see Figure 22-14)²</td> </tr> <tr> <td>11</td> <td>Reserved</td> </tr> </tbody> </table> <p>NOTES: ¹ The 0b00 timing case also applies when EBI_BR[ADMUX]=1, regardless of EOE value in Base Register. ² In divided bus speed modes (where the EBI runs at a slower frequency than the internal system bus), the EBI uses the internal higher-frequency clock to assert \overline{OE} partway through the CLKOUT cycle where \overline{TS} is asserted. In 1:1 bus speed mode (where CLKOUT and internal system bus run at same frequency), the behavior for EOE Value 0b10 is identical to that of value 0b00.</p>	EOE	Timing of \overline{OE} Assertion	00 ¹	Assert \overline{OE} 1 CLKOUT cycle after \overline{TS} assertion (see Figure 22-10)	01	Assert \overline{OE} the same CLKOUT cycle as \overline{TS} assertion (see Figure 22-14)	10	Assert \overline{OE} one internal clock cycle after \overline{TS} assertion (see Figure 22-14) ²	11	Reserved
EOE	Timing of \overline{OE} Assertion										
00 ¹	Assert \overline{OE} 1 CLKOUT cycle after \overline{TS} assertion (see Figure 22-10)										
01	Assert \overline{OE} the same CLKOUT cycle as \overline{TS} assertion (see Figure 22-14)										
10	Assert \overline{OE} one internal clock cycle after \overline{TS} assertion (see Figure 22-14) ²										
11	Reserved										

Table 22-9. EBI_BRn field descriptions (continued)

Field	Description
SBL	Short Burst Length. The SBL bit provides support for a 2-word external burst (see Figure 22-36 in Section 22.4.2.6.5, Small access example #5: 32-byte read to 32-bit port with SBL = 1). When SBL = 1, the number of beats in a burst is automatically determined by the EBI to be 2 or 4 according to the Port Size (PS bit), regardless of BL bit value. When SBL = 0, the number of beats in a burst is determined by the BL bit. See Table 22-10 under BL bit description for SBL and BL encodings.
AD_MUX	Address on Data Bus Multiplexing. The AD_MUX bit controls whether accesses for this chip select have the address driven on the data bus in the address phase of a cycle. 0 Address on Data Multiplexing Mode is disabled for this chip select. 1 Address on Data Multiplexing Mode is enabled for this chip select.
BL	Burst Length. The BL bit (along with SBL bit) determines the amount of data transferred in a burst for this chip select, measured in 32-bit words. When SBL = 0, the number of beats in a burst is automatically determined by the EBI to be 4, 8, or 16 according to the Port Size (PS bit) so that the burst fetches the number of words chosen by BL. For internal AMBA data bus width of 32-bits, the BL bit is ignored (treated as 1). When SBL = 1, the BL bit value is a don't care. See Table 22-10 for SBL and BL encodings.
WEBS	Write Enable / Byte Select. This bit controls the functionality of the $\overline{WE}[0:3]/\overline{BE}[0:3]$ signals. 0 The $\overline{WE}[0:3]/\overline{BE}[0:3]$ signals function as $\overline{WE}[0:3]$. 1 The $\overline{WE}[0:3]/\overline{BE}[0:3]$ signals function as $\overline{BE}[0:3]$.
TBDIP	Toggle Burst Data in Progress. This bit determines how long the \overline{BDIP} signal is asserted for each data beat in a burst cycle. See Section 22.4.2.5.1, TBDIP effect on burst transfer , for details. 0 Assert \overline{BDIP} throughout the burst cycle, regardless of wait state configuration. 1 Only assert \overline{BDIP} (BSCY+1) external cycles before expecting subsequent burst data beats.
GCSN	Guarantee \overline{CS} Negation. The GCSN bit allows support for guaranteeing that the EBI negates \overline{CS} between all back-to-back transfer cases (even those that are part of a set of Small Accesses). See Figure 22-26 . 0 Default operation (\overline{CS} may or may not negate between transfers, depending on the particular back-to-back case). 1 Negate \overline{CS} between all external transfers. This adds an extra dead cycle for some back-to-back cases.
SETA	Select External Transfer Acknowledge. The SETA bit controls whether accesses for this chip select terminate (end transfer without error) based on externally asserted \overline{TA} or internally asserted \overline{TA} . SETA should only be set when the BI bit is 1 as well, since burst accesses with SETA = 1 are not supported. Setting SETA = 1 causes the BI bit to be ignored (treated as 1, burst inhibited). 0 Transfer Acknowledge (\overline{TA}) is an output from the EBI, data phase is terminated by the EBI. 1 Transfer Acknowledge (\overline{TA}) is an input to the EBI, data phase is terminated by an external device.
BI	Burst Inhibit. This bit determines whether or not burst read accesses are allowed for this chip-select bank. The BI bit is ignored (treated as 1) for chip-select accesses with external \overline{TA} (SETA = 1). 0 Enable burst accesses for this bank. 1 Disable burst accesses for this bank. This is the default value out of reset (or when SETA = 1).
V	Valid bit. The user writes this bit to indicate that the contents of this Base Register and Option Register pair are valid. The appropriate \overline{CS} signal does not assert unless the corresponding V-bit is set. 0 This bank is not valid. 1 This bank is valid.

Table 22-10. SBL, BL Values

Value		Burst Length ¹	PS	# Beats in Burst ²
SBL	BL			
0	0 ³	8-word ⁴	0 (32-bit)	8
			1 (16-bit)	16
0	1	4-word	0 (32-bit)	4
			1 (16-bit)	8
1	X	2 word ⁴	0 (32-bit)	2
			1 (16-bit)	4

NOTES:

- 1 Total amount of data fetched in a burst transfer, measured in 32-bit words.
- 2 Number of external data beats used in external burst transfer. The size of each beat is determined by PS value.
- 3 An 8-word burst length is only supported for devices using 64-bit AMBA data bus width to EBI.
- 4 A word always refers to 32 bits of data, regardless of PS.

22.3.1.5 EBI Option Registers (EBI_OR n)

The EBI Option Registers (EBI_OR n) are used to define the address mask and other attributes for the corresponding chip select.




Figure 22-5. EBI Option Registers (EBI_OR n)

Table 22-11. EBI_OR n field descriptions

Field	Description
AM	Note: Address Mask. This field allows masking of any corresponding bits in the associated Base Register. Masking the address independently allows external devices of different size address ranges to be used. Any clear bit masks the corresponding address bit. Any set bit causes the corresponding address bit to be used in comparison with the address pins. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. This field can be read or written at any time.

Table 22-11. EBI_ORn field descriptions (continued)

Field	Description										
SCY	<p>Cycle length in clocks. This field represents the number of wait states (external cycles) inserted after the address phase in the single transfer case, or in the first beat of a burst, when the memory controller handles the external memory access. Values range from 0 to 15. This is the main parameter for determining the length of the cycle. These bits are ignored when SETA = 1.</p> <p>The total cycle length for the first beat (including the \overline{TS} cycle) = (2 + SCY) external clock cycles. See Section 22.5.3.1, Example wait state calculation, for related application information.</p>										
BSCY	<p>Burst beats length in clocks. This field determines the number of wait states (external cycles) inserted in all burst beats except the first, when the memory controller starts handling the external memory access and thus is using SCY[0:3] to determine the length of the first beat. These bits are ignored when SETA = 1.</p> <p>The total memory access length for each beat is (1 + BSCY) external clock cycles.</p> <p>The total cycle length (including the TS cycle) = (2 + SCY) + (#beats – 1) × (BSCY + 1) where #beats is the number of beats (4,8,16) determined by BL and PS bits in Base Register.</p> <table border="1" data-bbox="522 720 1279 972"> <thead> <tr> <th>BSCY</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>0-clock cycle wait states (1 clock per data beat)</td> </tr> <tr> <td>01</td> <td>1-clock cycle wait states (2 clocks per data beat)</td> </tr> <tr> <td>10</td> <td>2-clock cycle wait states (3 clocks per data beat)</td> </tr> <tr> <td>11</td> <td>3-clock cycle wait states (4 clocks per data beat)</td> </tr> </tbody> </table>	BSCY	Meaning	00	0-clock cycle wait states (1 clock per data beat)	01	1-clock cycle wait states (2 clocks per data beat)	10	2-clock cycle wait states (3 clocks per data beat)	11	3-clock cycle wait states (4 clocks per data beat)
BSCY	Meaning										
00	0-clock cycle wait states (1 clock per data beat)										
01	1-clock cycle wait states (2 clocks per data beat)										
10	2-clock cycle wait states (3 clocks per data beat)										
11	3-clock cycle wait states (4 clocks per data beat)										

22.4 Functional description

22.4.1 EBI features

22.4.1.1 32-bit address bus with transfer size indication (up to 24 available on pins)

The transfer size for an external transaction is indicated by the TSIZ[0:1] signals during the clock where address is valid. Valid transaction sizes are 8, 16, and 32 bits. Only 24 address lines are pinned out externally (device-specific option), but a full 32-bit decode is done internally to determine the target of the transaction and whether a chip select should be asserted.

22.4.1.2 16-bit data bus

There is a 16-bit data bus mode available via the DBM bit in EBI_MCR. See [Section 22.1.3.5, 16-bit data bus mode](#).

22.4.1.3 Multiplexed address on data pins (single master)

When this mode is enabled, the address shows up on the data pins during the address phase of the cycle. This mode can be enabled separately for non-chip-select accesses and per-chip-select access. See [Section 22.1.3.6, Multiplexed address on data bus mode](#).

22.4.1.4 Memory controller with support for various memory types

The EBI contains a memory controller that supports a variety of memory types, including synchronous burst mode flash and SRAM, and asynchronous/legacy flash and SRAM with a compatible interface.

Each \overline{CS} bank is configured via its own pair of Base and Option Registers. Each time an internal to external bus cycle access is requested, the internal address is compared with the base address of each valid Base Register (with 17 bits having mask). See [Figure 22-6](#). If a match is found, the attributes defined for this bank in its BR and OR are used to control the memory access. If a match is found in more than one bank, the lowest bank matched handles the memory access (e.g., bank 0 is selected over bank 1).

A match on a valid calibration chip-select register overrides a match on any non-calibration chip-select register, with CAL_CS0 having the highest priority. Thus the full priority of the chip-selects is: CAL_CS0,...,CAL_CS3,CS0,...,CS3




Figure 22-6. Bank base address and match structure

When a match is found on one of the chip-select banks, all its attributes (from the appropriate Base and Option Registers) are selected for the functional operation of the external memory access, such as:

- Number of wait states for a single memory access, and for any beat in a burst access
- Burst enable
- Port size for the external accessed device

See [Section 22.3.1.4, EBI Base Registers \(EBI_BRn\)](#), and [Section 22.3.1.5, EBI Option Registers \(EBI_ORn\)](#), for a full description of all chip-select attributes.

When no match is found on any of the chip-select banks, the default transfer attributes shown in [Table 22-12](#) are used.

Table 22-12. Default attributes for non-chip-select transfers

CS Attribute	Default Value	Comment
PS	0	32-bit port size
BL	0	Burst length is don't care since burst is disabled
WEBS	0	Write enables
TBDIP	0	Don't care since burst is disabled
BI	1	Burst inhibited
SCY	0	Don't care since external \overline{TA} is used
BSCY	0	Don't care since external \overline{TA} is used
AD_MUX	0	Address on Data multiplexing
SETA	1	Select external TA to terminate access

22.4.1.5 Burst support (wrapped only)

The EBI supports burst read accesses of external burstable memory. To enable bursts to a particular memory region, clear the BI (Burst Inhibit) bit in the appropriate Base Register. External burst lengths of 2, 4, and 8 words are supported. Burst length is configured for each chip select by using the BL and SBL bits in the appropriate Base Register. See [Section 22.4.2.5, Burst transfer](#), for more details on burst operation.

In 16-bit data bus mode ($DBM = 1$ in `EBI_MCR`), a special 2-beat burst case is supported for reads and writes for 32-bit non-chip-select accesses only. This is to allow 32-bit coherent accesses to another MCU. See [Section 22.4.2.9, Non-chip-select burst in 16-bit data bus mode](#).

Bursting of accesses that are not controlled by the chip selects is not supported for any other case besides the special case of 32-bit accesses in 16-bit data bus mode.

Burst writes are not supported for any other case besides the special case of 32-bit non-chip-select writes in 16-bit data bus mode. Internal requests to write >32 bits (such as a cache line) externally are broken up into separate 32-bit or 16-bit external transactions according to the port size. See [Section 22.4.2.6, Small accesses \(small port size and short burst length\)](#), for more detail on these cases.

22.4.1.6 Bus monitor

When enabled (via the BME bit in the `EBI_BMCR`), the bus monitor detects when no \overline{TA} assertion is received within a maximum timeout period for external \overline{TA} accesses. The timeout for the bus monitor is specified by the BMT field in the `EBI_BMCR`. Each time a timeout error occurs, the BMTF bit is set in the `EBI_TESR`. The timeout period is measured in external bus (CLKOUT) cycles. Thus the effective real-time period is multiplied (by 2, 3, etc.) when a slower-speed mode is used, even though the BMT field itself is unchanged.

22.4.1.7 Port size configuration per chip select (16 or 32 bits)

The EBI supports memories with data widths of 16 or 32 bits. The port size for a particular chip select is configured by writing the PS bit in the corresponding Base Register.

22.4.1.8 Configurable wait states

From 0 to 15 wait states can be programmed for any cycle that the memory controller generates, via the SCY bits in the appropriate Option Register. From 0 to 3 wait states between burst beats can be programmed using the BSCY bits in the appropriate Option Register.

22.4.1.9 Configurable internal or external $\overline{\text{TA}}$ per chip select

Each chip select can be configured (via the SETA bit) to have $\overline{\text{TA}}$ driven internally (by the EBI), or externally (by an external device). See [Section 22.3.1.4, EBI Base Registers \(EBI_BRn\)](#), for more details on SETA bit usage.

22.4.1.10 Four Write/Byte Enable ($\overline{\text{WE}}/\overline{\text{BE}}$) signals

The functionality of the $\overline{\text{WE}}[0:3]/\overline{\text{BE}}[0:3]$ signals depends on the value of the WEBS bit in the corresponding Base Register. Setting WEBS to 1 configures these pins as $\overline{\text{BE}}[0:3]$, while resetting it to 0 configures them as $\overline{\text{WE}}[0:3]$. $\overline{\text{WE}}[0:3]$ are asserted only during write accesses, while $\overline{\text{BE}}[0:3]$ is asserted for both read and write accesses. The timing of the $\overline{\text{WE}}[0:3]/\overline{\text{BE}}[0:3]$ signals remains the same in either case.

The upper Write/Byte Enable ($\overline{\text{WE}}0/\overline{\text{BE}}0$) indicates that the upper 8 bits of the data bus (DATA[0:7]) contain valid data during a write/read cycle. The upper middle Write/Byte Enable ($\overline{\text{WE}}1/\overline{\text{BE}}1$) indicates that the upper middle 8 bits of the data bus (DATA[8:15]) contain valid data during a write/read cycle. The lower middle Write/Byte Enable ($\overline{\text{WE}}2/\overline{\text{BE}}2$) indicates that the lower middle 8 bits of the data bus (DATA[16:23]) contain valid data during a write/read cycle. The lower Write/Byte Enable ($\overline{\text{WE}}3/\overline{\text{BE}}3$) indicates that the lower 8 bits of the data bus (DATA[24:31]) contain valid data during a write/read cycle.

NOTE

The exception to the preceding $\overline{\text{WE}}/\overline{\text{BE}}$ description is that for 16-bit port transfers (DBM = 1 or PS = 1), only the $\overline{\text{WE}}[0:1]/\overline{\text{BE}}[0:1]$ signals are used, regardless of whether DATA[0:15] or DATA[16:31] are selected (via the D16_31 bit in the EBI_MCR). This means for the case where DATA[16:31] are selected, that $\overline{\text{WE}}0$ indicates that DATA[16:23] contains valid data, and $\overline{\text{WE}}1$ indicates that DATA[24:31] contains valid data.

The Write/Byte Enable lines affected in a transaction for a 32-bit port (PS = 0) and a 16-bit port (PS = 1) are shown in [Table 22-13](#). Only Big Endian byte ordering is supported by the EBI.

Table 22-13. Write/Byte Enable signals function ¹

Transfer Size	TSIZ[0:1]	Address		32-bit port size				16-bit port size ²			
		A30	A31	$\overline{WE0/B E0}$	$\overline{WE1/B E1}$	$\overline{WE2/B E2}$	$\overline{WE3/B E3}$	$\overline{WE0/B E0}$	$\overline{WE1/B E1}$	$\overline{WE2/B E2}$	$\overline{WE3/B E3}$
Byte	01	0	0	X				X			
	01	0	1		X				X		
	01	1	0			X		X			
	01	1	1				X		X		
16-bit	10	0	0	X	X			X	X		
	10	1	0			X	X	X	X		
32-bit	00	0	0	X	X	X	X	X ³	X ³		
Burst	00	0	0	X	X	X	X	X	X		

NOTES:

- ¹ This table applies to aligned internal master transfers only. In the case of a misaligned internal master transfer that is split into multiple aligned external transfers, not all of the write enables X'd in the table will necessarily assert. See [Section 22.4.2.10, Misaligned access support](#).
- ² Also applies when DBM = 1 for 16-bit data bus mode.
- ³ This case consists of two 16-bit external transactions, but for both transactions the $\overline{WE}[0:1]/\overline{BE}[0:1]$ signals are the only $\overline{WE}/\overline{BE}$ signals affected.

22.4.1.11 Slower-speed clock modes

For memories that cannot run with a full-speed external bus, the EBI supports slower-speed clock modes. Refer to [Section 22.1.3.4, Slower-speed modes](#), for more details on this feature. The timing diagrams for slower-speed modes are identical to those for full-speed mode, except that the frequency of CLKOUT is reduced.

22.4.1.12 Address Latch Enable (ALE)

The Address Latch Enable (ALE) indicates when the address is present during a multiplexed bus access. This can be used in conjunction with an external latch to hold the state of the address access if connecting the MCU to a non-multiplexed bus compatible memory. ALE signal timing is shown in [Figure 22-7](#).




Figure 22-7. ALE signal timing

There are at least two timing requirements that relate to external components for multiplexed addr/data bus in systems using ALE. These are not EBI specifications. The two are

- ALE — minimum high time
- ALE negated to ADDR invalid

These values depend on maximum clkout frequency and the actual clock tree insertion on the ALE clock gate.

22.4.1.13 Stop and module disable modes for power savings

See [Section 22.1.3, Modes of operation](#), for a description of the power saving modes.

22.4.1.14 Optional automatic CLKOUT gating

The EBI has the ability to hold the external CLKOUT pin high when the EBI's internal master state machine is idle and no requests are pending. The EBI outputs a signal to the pads logic in the MCU to disable CLKOUT. This feature is disabled out of reset, and can be enabled or disabled by the ACGE bit in the EBI_MCR.

NOTE

This feature must be disabled for multi-master systems. In those cases, one master is getting its clock source from the other master and needs it to stay valid continuously.

22.4.1.15 Misaligned access support

The EBI has limited misaligned access support. Misaligned non-burst chip-select transfers from internal masters are supported. The EBI aligns the accesses when it sends them out to the external bus (splitting them into multiple aligned accesses if necessary), so that external devices are not required to support misaligned accesses. Burst accesses (internal master) must match the internal bus size (64-bit aligned). See [Section 22.4.2.10, Misaligned access support](#), for more details.

22.4.1.16 Compatible with MPC5xx external bus (with some limitations)

The EBI is compatible with the external bus of the MPC5xx parts, meaning that it supports most devices supported by the MPC5xx family of parts. However, there are some differences between this EBI and that of the MPC5xx parts that the user needs to be aware of before assuming that an MPC5xx-compatible device works with this EBI. See [Section 22.5.6, Summary of differences from MPC5xx](#), for details.

NOTE

Due to testing and complexity concerns, multi-master (or master/slave) operation between an eSys MCU and MPC5xx is not guaranteed.

22.4.2 External bus operations

The following sections provide a functional description of the external bus, the bus cycles provided for data transfer operations, and error conditions.

22.4.2.1 External clocking

The CLKOUT signal sets the frequency of operation for the bus interface directly. Internally, the PXS30 uses a phase-locked loop (PLL) circuit to generate a master clock for all of its circuitry (including the EBI) that is phase-locked to the CLKOUT signal. In general, all signals for the EBI are specified with respect to the rising edge of the CLKOUT signal, and they are guaranteed to be sampled as inputs or changed as outputs with respect to that edge.

22.4.2.2 Reset

Upon detection of internal reset assertion, the EBI immediately ends all transactions (abruptly, not through normal termination protocol), and ignores any transaction requests that take place while reset is asserted.

22.4.2.3 Basic transfer protocol

The basic transfer protocol defines the sequence of actions that must occur on the external bus to perform a complete bus transaction. A simplified scheme of the basic transfer protocol is shown in [Figure 22-8](#).




Figure 22-8. Basic transfer protocol

The arbitration phase is where bus ownership is requested and granted. This phase is not needed in Single Master Mode because the EBI is the permanent bus owner in this mode.

The address transfer phase specifies the address for the transaction and the transfer attributes that describe the transaction. The signals related to the address transfer phase are \overline{TS} , ADDR (or DATA if Address/Data multiplexing is used), $\overline{CS}[0:3]$, $\overline{RD_WR}$, $TSIZ[0:1]$, and \overline{BDIP} . The address and its related signals (with the exception of \overline{TS} , \overline{BDIP}) are driven on the bus with the assertion of the \overline{TS} signal, and kept valid until

the bus master receives $\overline{\text{TA}}$ asserted (the EBI holds them one cycle beyond $\overline{\text{TA}}$ for writes and external $\overline{\text{TA}}$ accesses). Note that for writes with internal $\overline{\text{TA}}$, $\text{RD_}\overline{\text{WR}}$ is not held one cycle past $\overline{\text{TA}}$.

The data transfer phase performs the transfer of data, from master to slave (in write cycles) or from slave to master (on read cycles), if any is to be transferred. The data phase may transfer a single beat of data (1-4 bytes) for non-burst operations or a 2-beat, 4-beat, 8-beat, or 16-beat burst of data (2 or 4 bytes per beat depending on Port Size) when burst is enabled. On a write cycle, the master must not drive write data until after the address transfer phase is complete. This is to avoid electrical contentions when switching between drivers. The master must start driving write data one cycle after the address transfer cycle. The master can stop driving the data bus as soon as it samples the $\overline{\text{TA}}$ line asserted on the rising edge of CLKOUT. To facilitate asynchronous write support, the EBI keeps driving valid write data on the data bus until 1 clock after the rising edge where $\text{RD_}\overline{\text{WR}}$ and $\overline{\text{WE}}$ are negated (for chip-select accesses only). See [Figure 22-16](#) for an example of write timing. On a read cycle, the master accepts the data bus contents as valid on the rising edge of the CLKOUT in which the $\overline{\text{TA}}$ signal is sampled asserted. See [Figure 22-10](#) for an example of read timing.

The termination phase is where the cycle is terminated by the assertion of either $\overline{\text{TA}}$ (normal termination) or $\overline{\text{TEA}}$ (termination with error). Termination is discussed in detail in [Section 22.4.2.8, Termination signals protocol](#).

NOTE

In the timing diagrams in this document, asynchronous relationships between signals that switch in the same CLKOUT cycle are not guaranteed. For example, in [Figure 22-16](#), $\overline{\text{WE}}$ and write DATA change during the same CLKOUT cycle. There is no guarantee that DATA will be stable before $\overline{\text{WE}}$ assertion. External devices should not be latching write DATA on $\overline{\text{WE}}$ assertion, but instead must use a signal edge that takes place in a later CLKOUT cycle, such as $\overline{\text{WE}}$ negation.

22.4.2.4 Single beat transfer

The flow and timing diagrams in this section assume that the EBI is configured in Single Master Mode. Therefore, arbitration is not needed and is not shown in these diagrams.

22.4.2.4.1 Single beat read flow

The handshakes for a single beat read cycle are illustrated in the following flow and timing diagrams.




Figure 22-9. Basic flow diagram of a single beat read cycle




Figure 22-10. Single beat 32-bit read cycle, \overline{CS} access, zero wait states





Figure 22-11. Single beat 32-bit read cycle, \overline{CS} access, one wait state



* The EBI drives address and control signals an extra cycle because it uses a latched version of the external \overline{TA} (1 cycle delayed) to terminate the cycle.

Figure 22-12. Single beat 32-bit read cycle, \overline{CS} access, SETA = 1, zero wait states

Figure 22-13. Single beat 32-bit read cycle, non- \overline{CS} access, zero wait states




Figure 22-14. Single beat 32-bit read cycle, \overline{CS} access, zero wait states (EOE = 0b01, 0b10)

22.4.2.4.2 Single beat write flow

The handshakes for a single beat write cycle are illustrated in the following flow and timing diagrams.




Figure 22-15. Basic flow diagram of a single beat write cycle




Figure 22-16. Single beat 32-bit write cycle, \overline{CS} access, zero wait states






Figure 22-17. Single beat 32-bit write cycle, \overline{CS} access, one wait state



* The EBI drives address and control signals an extra cycle because it uses a latched version of the external TA (1 cycle delayed) to terminate the cycle.

Figure 22-18. Single beat 32-bit write cycle, \overline{CS} access, SETA = 1, zero wait states



* The EBI drives address and control signals an extra cycle because it uses a latched version of the external TA (1 cycle delayed) to terminate the cycle.

Figure 22-19. Single beat 32-bit write cycle, non- \overline{CS} access, zero wait states




Figure 22-20. Single beat 32-bit write cycle, \overline{CS} access, zero wait states, LWRN = 1

22.4.2.4.3 Back-to-back accesses

Due to internal bus protocol, one dead cycle is necessary between back-to-back external bus accesses that are not part of a set of small accesses (see [Section 22.4.2.6, Small accesses \(small port size and short burst length\)](#), for small access timing). A dead cycle refers to a cycle between the \overline{TA} of a previous transfer and the \overline{TS} of the next transfer.

NOTE

In some cases, \overline{CS} remains asserted during this dead cycle, such as the cases of back-to-back writes or read-after-write to the same chip-select (with $EBI_BR[GCSN] = 0$). See [Figure 22-24](#) and [Figure 22-25](#). However, if $EBI_BR[GCSN] = 1$ (see [Figure 22-26](#)), then the EBI inserts an extra dead cycle between the accesses for these cases in order to guarantee \overline{CS} negation.

Besides this dead cycle, in most cases, back-to-back accesses on the external bus do not cause any change in the timing from that shown in the previous diagrams, and the two transactions are independent of each other. The only exceptions to this are listed below:

- Back-to-back accesses where the first access ends with an externally driven \overline{TA} or \overline{TEA} . In these cases, an extra cycle is required between the end of the first access and the \overline{TS} assertion of the second access. See [Section 22.4.2.8, Termination signals protocol](#), for more details.

The following diagrams show a few examples of back-to-back accesses on the external bus.




Figure 22-21. Back-to-back 32-bit reads to the same \overline{CS} bank




Figure 22-22. Back-to-back 32-bit reads to different \overline{CS} banks




Figure 22-23. Write after read to the same \overline{CS} bank




Figure 22-24. Back-to-back 32-bit writes to the same \overline{CS} bank




Figure 22-25. Read After Write to the Same \overline{CS} Bank




Figure 22-26. Read after write to the same \overline{CS} bank (EBI_BR[GCSN] = 1)

22.4.2.5 Burst transfer

The EBI supports wrapping 32-byte critical-doubleword-first burst transfers. Bursting is supported only for internally requested (e.g. core, DMA, etc.) cache-line size (32-byte) read accesses to external devices that use the chip selects¹.

1. Except for the special case of a 32-bit non-chip-select access in 16-bit data bus mode. See [Section 22.4.2.9, Non-chip-select burst in 16-bit data bus mode.](#)

Accesses to devices operating without a chip select are always single beat. If an internal request to the EBI indicates a size of less than 32 bytes, the request is fulfilled by running one or more single-beat external transfers, not by an external burst transfer.

An 8-word wrapping burst reads eight 32-bit words by supplying a starting address that points to one of the words (doubleword aligned) and requiring the memory device to sequentially drive each word on the data bus. The selected slave device must internally increment ADDR[27:29] (also ADDR30 in the case of a 16-bit port size device) of the supplied address for each transfer, until the address reaches an 8-word boundary, and then wrap the address to the beginning of the 8-word boundary. The address and transfer attributes supplied by the EBI remain stable during the transfers. Termination of each beat transfer occurs by the EBI asserting TA (SETA = 1 is not supported for burst transfers). The EBI requires that addresses be aligned to a doubleword boundary on all burst cycles.

Table 22-14 shows the burst order of beats returned for an 8-word burst to a 32-bit port.

Table 22-14. Wrap bursts order

Burst starting address ADDR[27:28]	Burst order (assuming 32-bit port size)
00	word0 → word1 → word2 → word3 → word4 → word5 → word6 → word7
01	word2 → word3 → word4 → word5 → word6 → word7 → word0 → word1
10	word4 → word5 → word6 → word7 → word0 → word1 → word2 → word3
11	word6 → word7 → word0 → word1 → word2 → word3 → word4 → word5

The general case of burst transfers assumes that the external memory has 32-bit port size and 8-word burst length (SBL = 0, BL = 0). The EBI can also burst from 16-bit port size memories, taking twice as many external beats to fetch the data as compared to a 32-bit port with the same burst length. The EBI can also burst from 16-bit or 32-bit memories that have a 4-word burst length (SBL = 0, BL = 1 in the appropriate Base Register). In this case, two external 4-word burst transfers (wrapping on 4-word boundary) are performed to fulfill the internal 8-word request¹. This operation is considered atomic by the EBI, so the EBI does not allow other unrelated master accesses or bus arbitration to intervene between the transfers. For more details and a timing diagram, see [Section 22.4.2.6.3, Small access example #3: 32-byte read to 32-bit port with BL = 1](#).

The EBI can also burst from 16-bit or 32-bit memories that have a 2-word burst length (SBL = 1, BL = X in the appropriate Base Register). In this case, four² external 2-word burst transfers (wrapping on 2-word boundary) are performed to fulfill the internal 8-word request. This operation is considered atomic by the EBI, so the EBI does not allow other unrelated master accesses or bus arbitration to intervene between the transfers. For more details and a timing diagram, see [Section 22.4.2.6.5, Small access example #5: 32-byte read to 32-bit port with SBL = 1](#).

During burst cycles, the $\overline{\text{BDIP}}$ (Burst Data In Progress) signal indicates the duration of the burst data. During the data phase of a burst read cycle, the EBI receives data from the addressed slave. If the EBI needs more than one data, it asserts the BDIP signal. Upon receiving the data prior to the last data, the EBI negates $\overline{\text{BDIP}}$. Thus, the slave stops driving new data after it receives the negation of $\overline{\text{BDIP}}$ on the rising edge of the clock. Some slave devices have their burst length and timing configurable internally and thus

1. This case (of 2 external 4-word burst transfers being required) applies only to AMBA data bus width of 64 bits.
 2. Applies to 64-bit AMBA data bus width. For 32-bit AMBA data bus width, only two transfers are performed.

may not support connecting to a $\overline{\text{BDIP}}$ pin. In this case, $\overline{\text{BDIP}}$ is driven by the EBI normally, but the output is ignored by the memory and the burst data behavior is determined by the internal configuration of the EBI and slave device. When the TBDIP bit is set in the appropriate Base Register, the timing for $\overline{\text{BDIP}}$ is altered. See [Section 22.4.2.5.1, TBDIP effect on burst transfer](#), for this timing.

Since burst writes are not supported by the EBI¹, the EBI negates $\overline{\text{BDIP}}$ during write cycles.

1. Except for the special case of a 32-bit non-chip-select access in 16-bit data bus mode. See [Section 22.4.2.9, Non-chip-select burst in 16-bit data bus mode](#).




Figure 22-27. Basic flow diagram of a burst read cycle




Figure 22-28. Burst 32-bit read cycle, zero wait states




Figure 22-29. Burst 32-bit read cycle, one initial wait state

22.4.2.5.1 TBDIP effect on burst transfer

Some memories require different timing on the $\overline{\text{BDIP}}$ signal than the default to run burst cycles. Using the default value of $\text{TBDIP} = 0$ in the appropriate EBI Base Register results in $\overline{\text{BDIP}}$ being asserted ($\text{SCY} + 1$)

cycles after the address transfer phase, and being held asserted throughout the cycle regardless of the wait states between beats (BSCY). Figure 22-30 shows an example of the TBDIP = 0 timing for a 4-beat burst with BSCY = 1.




Figure 22-30. Burst 32-bit read cycle, one wait state between beats, TBDIP = 0

When using TBDIP = 1, the $\overline{\text{BDIP}}$ behavior changes to toggle between every beat when BSCY is a non-zero value. Figure 22-31 shows an example of the TBDIP = 1 timing for the same 4-beat burst shown in Figure 22-30.




Figure 22-31. Burst 32-bit read cycle, one wait state between beats, TBDIP = 1

22.4.2.6 Small accesses (small port size and short burst length)

In this context, a *small access* refers to an access whose burst length and port size (SBL, BL, PS bits in Base Register for chip-select access or default burst disabled, 32-bit port for non-chip-select access) are such that the number of bytes requested by the internal master cannot all be fetched (or written) in one external transaction. If this is the case, the EBI initiates multiple transactions until all the requested data is transferred. It should be noted that all the transactions initiated to complete the data transfer are considered as an atomic transaction, so the EBI does not allow other unrelated master accesses to intervene between the transfers.

Table 22-15 shows all the combinations of burst length, port size, and requested byte count that cause the EBI to run multiple external transactions to fulfill the request.

Table 22-15. Small access cases

Byte count requested by internal master	Burst length	Port size	# external accesses to fulfill request
Non-burstable chip-select banks (BI = 1) or non-chip-select access			
4	1 beat	16-bit	2/1 ¹
8	1 beat	32-bit	2
8	1 beat	16-bit	4
16	1 beat	32-bit	4
16	1 beat	16-bit	8
32 ²	1 beat	32-bit	8
32 ²	1 beat	16-bit	16
Burstable chip-select banks (BI = 0)			
32 ²	4 words	16-bit (8 beats), 32-bit (4 beats)	2
32 ³	2 words	16-bit (4 beats), 32-bit (2 beats)	4

NOTES:

- ¹ In 32-bit data bus mode (DBM = 0 in EBI_MCR), two accesses are performed. In 16-bit data bus mode (DBM = 1), one 2-beat burst access is performed and this is not considered a “small access” case. See [Section 22.4.2.9, Non-chip-select burst in 16-bit data bus mode](#), for this special DBM = 1 case.
- ² Only supported for case of 64-bit internal AMBA data bus.
- ³ SBL = 1 (2-word burst case).

In most cases, the timing for small accesses is the same as for normal single-beat and burst accesses, except that multiple back-to-back external transfers are executed for each internal request. These transfers have no additional dead cycles in-between that are not present for back-to-back stand-alone transfers except for the case of writes with an internal request size of > 64 bits, discussed in [Section 22.4.2.6.2, Small access example #2: 32-byte write with external TA](#).

The following sections show a few examples of small accesses. The timing for the remaining cases in [Table 22-15](#) can be extrapolated from these and the other timing diagrams in this document.

22.4.2.6.1 Small access example #1: 32-bit write to 16-bit port

[Figure 22-32](#) shows an example of a 32-bit write to a 16-bit port, requiring two 16-bit external transactions.





Figure 22-32. Single beat 32-bit write cycle, 16-bit port size, basic timing

22.4.2.6.2 Small access example #2: 32-byte write with external \overline{TA}

Figure 22-33 shows an example of a 32-byte write to a non-chip-select device using external \overline{TA} , requiring eight 32-bit external transactions. Note that due to the use of external \overline{TA} , RD_WB does not toggle between the accesses unless that access is the end of a 64-bit boundary. In this case, an extra cycle is required between \overline{TA} and the next \overline{TS} in order to get the next 64-bits of write data internally and RD_WB negates during this extra cycle.



* This extra cycle is required after accesses 2, 4, and 6 to get the next 64-bits of internal write data.

** Four more external accesses (not shown) are required to complete the internal 32-byte request. The timing of these is the same as accesses 1-4 shown in this diagram.

Figure 22-33. 32-byte write cycle with external \overline{ta} , basic timing

22.4.2.6.3 Small access example #3: 32-byte read to 32-bit port with BL = 1

Figure 22-34 shows an example of a 32-byte read to a 32-bit burst enabled port with burst length of 4 words, requiring two 4-word (16-byte) external transactions. For this case, the address for the second 4-word burst access is calculated by adding 0x10 to the lower 5 bits of the first address (no carry), and then masking out the lower 4 bits to fix them at zero.

Table 22-16. Examples of 4-word burst addresses

1st address	Lower 5 bits of 1st address + 0x10 (no carry)	Final 2nd address (after masking lower 4 bits)
0x000	0x10	0x10
0x008	0x18	0x10
0x010	0x00	0x00
0x018	0x08	0x00
0x020	0x30	0x30
0x028	0x38	0x30
0x030	0x20	0x20
0x038	0x28	0x20





Figure 22-34. 32-byte read with b-t-b 4-word bursts to 32-bit port, zero wait states

22.4.2.6.4 Small access example #4: 64-bit read to 16-bit port

Figure 22-35 shows an example of a 64-bit read to a 16-bit port, requiring four 16-bit external transactions.



* Or DATA[16:31], based on D16_31 bit in EBI_MCR.

Figure 22-35. Single beat 64-bit read cycle, 16-bit port size, basic timing

22.4.2.6.5 Small access example #5: 32-byte read to 32-bit port with SBL = 1

Figure 22-34 shows an example of a 32-byte read to a 32-bit burst-enabled port with burst length of 2 words, requiring four 8-byte external transactions. For this case, the address for the second through fourth 2-word burst accesses is calculated by adding 0x08 to the lower 5 bits of the first address (no carry), and then masking out the lower 3 bits to fix them at zero.

Table 22-17. Examples of 2-word burst addresses

1st address	Lower 5 bits of 1st address + 0x08 (no carry)	Final 2nd-4th addresses (after masking lower 3 bits)
0x000	0x08	0x08, 0x10, 0x18
0x008	0x10	0x10, 0x18, 0x00
0x010	0x18	0x18, 0x00, 0x08
0x018	0x00	0x00, 0x8, 0x10
0x020	0x28	0x28, 0x30, 0x38
0x028	0x30	0x30, 0x38, 0x20
0x030	0x38	0x38, 0x20, 0x28
0x038	0x20	0x20, 0x28, 0x30




Figure 22-36. 32-byte read with 4 B-T-B 2-word bursts to 32-bit port, zero wait states (SBL = 1)

22.4.2.7 Size, alignment, and packaging on transfers

Table 22-18 shows the allowed sizes that an internal master can request from the EBI. The behavior of the EBI for request sizes not shown below is undefined. No error signal is asserted for these erroneous cases.

Table 22-18. Transaction sizes supported by EBI

# bytes (internal master)	# bytes (external master)
1	1
2	2
4	4
3 ¹	
8	
32 ²	

NOTES:

- ¹ Some misaligned access cases may result in 3-byte writes. These cases are treated as power-of-2 sized requests by the EBI, using WE_BE[0:3] to make sure only the appropriate 3 bytes get written.
- ² Only supported for case of 64-bit internal AMBA data bus.

Even though misaligned non-burst transfers from internal masters are supported, the EBI naturally aligns the accesses when it sends them out to the external bus, splitting them into multiple aligned accesses if necessary. See [Section 22.4.2.10, Misaligned access support](#), for these cases.

Natural alignment for the EBI means:

- Byte access can have any address
- 16-bit access, address bit 31 must be 0
- 32-bit access, address bits 30-31 must be 0
- For burst accesses of any size, address bits 29-31 must be 0

The EBI never generates a misaligned external access, so a multi-master system with two e200-based MCUs can never have a misaligned external access from one to the other. In the erroneous case that an externally initiated misaligned access does occur, the EBI errors the access (by asserting \overline{TEA} externally) and does not initiate the access on the internal bus.

The EBI requires that the portion of the data bus used for a transfer to/from a particular port size be fixed. A 32-bit port must reside on data bus bits 0-31, and a 16-bit port must reside on bits 0-15.

In the following figures and tables the following convention is adopted:

- The most significant byte of a 32-bit operand is OP0, and OP3 is the least significant byte.
- The two bytes of a 16-bit operand are OP0 (most significant) and OP1, or OP2 (most significant) and OP3, depending on the address of the access.
- The single byte of a byte-length operand is OP0, OP1, OP2, or OP3, depending on the address of the access.

This can be seen in [Figure 22-37](#).




Figure 22-37. Internal operand representation

Figure 22-38 shows the device connections on the DATA[16:31] bus.




Figure 22-38. Interface to different port size devices

Table 22-19 lists the bytes required on the data bus for read cycles. The bytes indicated as ‘—’ are not required during that read cycle.

Table 22-19. Data bus requirements for read cycles

Transfer size	TSIZ[0:1]	Address		32-bit port size				16-bit port size ¹	
		A30	A31	D0:D7	D8:D15	D16:D23	D24:D31	D0:D7 ²	D8:D15 ³
Byte	01	0	0	OP0	—	—	—	OP0	—
	01	0	1	—	OP1	—	—	—	OP1
	01	1	0	—	—	OP2	—	OP2	—
	01	1	1	—	—	—	OP3	—	OP3
16-bit	10	0	0	OP0	OP1	—	—	OP0	OP1
	10	1	0	—	—	OP2	OP3	OP2	OP3
32-bit	00	0	0	OP0	OP1	OP2	OP3	OP0/OP2 ⁴	OP1/OP3

NOTES:

- 1 Also applies when DBM = 1 for 16-bit data bus mode.
- 2 For address/data muxed transfers, DATA[16:23] are used externally, not DATA[0:7].
- 3 For address/data muxed transfers, DATA[24:31] are used externally, not DATA[8:15].
- 4 This case consists of two 16-bit external transactions, the first fetching OP0 and OP1, the second fetching OP2 and OP3.

Table 22-20 lists the patterns of the data transfer for write cycles when accesses are initiated by the MCU. The bytes indicated as ‘—’ are not driven during that write cycle.

Table 22-20. Data bus contents for write cycles

Transfer size	TSIZ[0:1]	Address		32-bit port size				16-bit port size ¹	
		A30	A31	D0:D7	D8:D15	D16:D23	D24:D31	D0:D7 ²	D8:D15 ³
Byte	01	0	0	OP0	—	—	—	OP0	—
	01	0	1	—	OP1	—	—	—	OP1
	01	1	0	—	—	OP2	—	OP2	—
	01	1	1	—	—	—	OP3	—	OP3
16-bit	10	0	0	OP0	OP1	—	—	OP0	OP1
	10	1	0	—	—	OP2	OP3	OP2	OP3
32-bit	00	0	0	OP0	OP1	OP2	OP3	OP0/OP2 ⁴	OP1/OP3

NOTES:

- 1 Also applies when DBM = 1 for 16-bit data bus mode.
- 2 For address/data muxed transfers, DATA[16:23] are used externally, not DATA[0:7].
- 3 For address/data muxed transfers, DATA[24:31] are used externally, not DATA[8:15].
- 4 This case consists of two 16-bit external transactions, the first writing OP0 and OP1, the second writing OP2 and OP3.

22.4.2.8 Termination signals protocol

The termination signals protocol was defined in order to avoid electrical contention on lines that can be driven by various sources. In order to do that, a slave must not drive signals associated with the data transfer until the address phase is completed and it recognizes the address as its own. The slave must disconnect from signals immediately after it acknowledges the cycle and not later than the termination of the next address phase cycle.

For EBI-mastered non-chip-select accesses, the EBI requires assertion of \overline{TA} from an external device to signal that the bus cycle is complete. The EBI uses a latched version of \overline{TA} (1 cycle delayed) for these accesses to help make timing at high frequencies. This results in the EBI driving the address and control signals 1 cycle longer than required, as seen in [Figure 22-39](#). However, the DATA does not need to be held 1 cycle longer by the slave, because the EBI latches DATA every cycle during non-chip-select accesses. During these accesses, the EBI does not drive the \overline{TA} signal, leaving it up to an external device (or weak internal pullup) to drive \overline{TA} .

For EBI-mastered chip-select accesses, when the SETA bit is 0, the EBI drives \overline{TA} the entire cycle, asserting according to internal wait state counters to terminate the cycle. When the SETA bit is 1, the EBI samples the \overline{TA} for the entire cycle. During idle periods on the external bus, the EBI drives \overline{TA} negated as long as it is granted the bus; when it no longer owns the bus, it lets go of \overline{TA} .

If no device responds by asserting \overline{TA} within the programmed timeout period (BMT in EBI_BMCR) after the EBI initiates the bus cycle, the internal Bus Monitor (if enabled) asserts \overline{TEA} to terminate the cycle. An external device may also drive \overline{TEA} when it detects an error on an external transaction. \overline{TEA} assertion causes the cycle to terminate and the processor to enter exception processing for the error condition. To properly control termination of a bus cycle for a bus error with external circuitry, \overline{TEA} must be asserted at the same time or before (external) \overline{TA} is asserted. \overline{TEA} must be negated before the second rising edge after it was sampled asserted in order to avoid the detection of an error for the following bus cycle initiated. \overline{TEA} is only driven by the EBI during the cycle where the EBI is asserting \overline{TEA} and the cycle immediately following this assertion (for fast negation). During all other cycles, the EBI relies on a weak internal pullup to hold \overline{TEA} negated. This allows an external device to assert \overline{TEA} when it needs to indicate an error. External devices must follow the same protocol as the EBI, only driving \overline{TEA} during the assertion cycle and 1 cycle afterwards for negation.

When \overline{TEA} is asserted from an external source, the EBI uses a latched version of \overline{TEA} (1 cycle delayed) to help make timing at high frequencies. This means that for any accesses in which the EBI drives \overline{TA} (chip-select accesses with SETA = 0), a \overline{TEA} assertion that occurs 1 cycle before or during the last \overline{TA} of the access could be ignored by the EBI, since it will have completed the access internally before it detects the latched \overline{TEA} assertion. This means that non-burst chip-select accesses with no wait states (SCY = 0) cannot be reliably terminated by external \overline{TEA} . If external error termination is required for such a device, the EBI must be configured for SCY ≥ 1.

NOTE

For the cases discussed above where \overline{TEA} could be ignored, this is not guaranteed. For some small access cases (which always use chip-select and internally driven \overline{TA}), a \overline{TEA} that occurs 1 cycle before or during the \overline{TA} cycle or for SCY = 0 may in fact lead to terminating the cycle with error. However, proper error termination is not guaranteed for these cases, so \overline{TEA} must always be asserted at least 2 cycles before an internally driven \overline{TA} cycle for proper error termination.

External \overline{TEA} assertion that occurs during the same cycle that \overline{TS} is asserted by the EBI is always treated as an error (terminating the access) regardless of SCY.

[Table 22-21](#) summarizes how the EBI recognizes the termination signals provided from an external device.


Table 22-21. Termination signals provided from external device

TEA ¹	TA ¹	Action
Negated	Negated	No Termination
Asserted	X	Transfer Error Termination
Negated	Asserted	Normal Transfer Termination

NOTES:

¹ Latched version (1 cycle delayed) used for externally driven \overline{TEA} and \overline{TA} .

Figure 22-39 shows an example of the termination signals protocol for back-to-back reads to two different slave devices who properly take turns driving the termination signals. This assumes a system using slave devices that drive termination signals.



* The EBI drives address and control signals an extra cycle because it uses a latched version of \overline{TA} (1 cycle delayed) to terminate the cycle. An external master is not required to do this.

** This is the earliest that the EBI can start another transfer, in the case of continuing a set of small accesses. For all other cases, an extra cycle is needed before the EBI can start another \overline{TS} .

Figure 22-39. termination signals protocol timing diagram




Figure 22-40. External master back-to-back writes to same \overline{CS} bank

22.4.2.9 Non-chip-select burst in 16-bit data bus mode

The timing diagrams in this section apply only to the special case of a non-chip-select 32-bit access in 16-bit data bus mode ($DBM = 1$ in EBI_MCR).

NOTE

For this case, a special 2-beat burst protocol is used for reads and writes, so that a slave device (using the same EBI) can internally generate one 32-bit read or write access (thus 32-bit coherent), as opposed to two separate 16-bit accesses.

If the device does not support multi-master systems, the original intent of this protocol does not apply. However, this 2-beat burst protocol can also occur in a single-master system, if a non-chip-select 32-bit access to a 16-bit port is performed.

Figure 22-41 shows a 32-bit (and non-chip-select in a single-master system) read from an external master in 16-bit data bus mode.

Figure 22-42 shows a 32-bit (and non-chip-select in a single-master system) write from an external master in 16-bit data bus mode.




Figure 22-41. 32-bit read from MCU with DBM = 1




Figure 22-42. 32-bit write to MCU with DBM = 1

22.4.2.10 Misaligned access support

This section describes all the misaligned cases supported by the EBI. These cases are a subset of the full set of cases allowed by the AMBA AHB V6 specification. The EBI works under the assumption that all internal masters on the device do not produce any misaligned access cases (to the EBI) other than the ones below.

22.4.2.10.1 Misaligned access support (64-bit AMBA)

Table 22-22 shows all the misaligned access cases supported by the EBI (using a 64-bit AMBA implementation), as seen on the internal master AMBA bus. All other misaligned cases are not supported. If an unsupported misaligned access to the EBI is attempted (such as non-chip-select or burst misaligned access), the EBI errors the access on the internal bus and does not start the access (nor assert \overline{TEA}) externally.

Table 22-22. Misalignment cases supported by a 64-bit AMBA EBI (internal bus)

No. ¹	Program size and byte offset	Address [29:31] ²	Data bus byte strobes ³	HSIZE ⁴	HUNALIGN ⁵
1	Half @0x1,0x9	001	0110_0000	10	1
2	Half @0x3,0xB	011	0001_1000	11	1
3	Half @0x5,0xD	101	0000_0110	10	1
4	Half @0x7, 0xF	111	0000_0001	01 ⁶	1
—	(2 AHB transfers)	000	1000_0000	00	0
5	Word @0x1,0x9	001	0111_1000	11	1
6	Word @0x2,0xA	010	0011_1100	11	1
7	Word @0x3,0xB	011	0001_1110	11	1
8	Word @0x5,0xD	101	0000_0111	10	1
—	(2 AHB transfers)	000	1000_0000	00	0
9	Word @0x6, 0xE	110	0000_0011	10 ⁷	1
—	(2 AHB transfers)	000	1100_0000	01	0
10	Word @0x7,0xF	111	0000_0001	10 ⁶	1
11	(2 AHB transfers)	000	1110_0000	10	1
12	Doubleword @0x4,0x8	100	0000_1111	11 ⁸	1
—	(2 AHB transfers)	000	1111_0000	10	0
13	Doubleword @0x2,0xA	010	0011_1111	11	1
—	(2 AHB transfers)	000	1100_0000	01	0
14	Doubleword 0x6,0xE	110	0000_0011	11 ⁷	1
15	(2 AHB transfers)	000	1111_1100	11	1

NOTES:

- 1 Misaligned case number. Only transfers where HUNALIGN = 1 are numbered as misaligned cases.
- 2 Address on internal master AHB bus, not necessarily address on external ADDR pins.
- 3 Internal byte strobe signals on AHB bus. Shown with Big-Endian byte ordering in this table, even though internal master AHB bus uses Little-Endian byte-ordering (EBI flips order internally).
- 4 Internal signal on AHB bus; 00 = 8-bits, 01 = 16 bits, 10 = 32 bits, 11 = 64-bits. HSIZE is driven according to the smallest aligned container that contains all the requested bytes. This results in extra EBI external transfers in some cases.
- 5 Internal signal on AHB bus that indicates that this transfer is misaligned (when 1).
- 6 For this case, the EBI internally treats HSIZE as 00 (1-byte access).
- 7 For this case, the EBI internally treats HSIZE as 01 (2-byte access).
- 8 For this case, the EBI internally treats HSIZE as 10 (4-byte access).

Table 22-23 shows which external transfers are generated by the EBI for the misaligned access cases in Table 22-22, for each port size.

The number of external transfers for each internal AHB master request is determined by the HSIZE value for that request relative to the port size. For example, a half-word write to @011 (misaligned case #2) with 16-bit port size results in 4 external 16-bit transfers because the HSIZE is 64-bits. For cases where two or

more external transfers are required for one internal transfer request, these external accesses are considered part of a small access set, as described in [Section 22.4.2.6, Small accesses \(small port size and short burst length\)](#).

Since all transfers are aligned on the external bus, normal timing diagrams and protocol apply. Note that the TSIZ[0:1] signals are not intended to be used for misaligned accesses, so they are not specified in [Table 22-23](#).

Table 22-23. Misalignment cases supported by a 64-bit AMBA EBI (external bus)

No. ¹	PS ²	Program size and byte offset	ADDR[29:31] ³	$\overline{WE_BE}$ [0:3] ⁴
1	0	Half @0x1,0x9	000	1001
	1		000	1011
			010	0111
2	0	Half @0x3,0xB	000	1110
	1		100	0111
			010	1011
3	0	Half @0x5,0xD	100	1001
	1		100	1011
			110	0111
4	0	Half @0x7,0xF (2 AHB transfers)	111 ⁵	1110
—	000		0111	
4	1		110	1011
—	000		0111	
5	0	Word @0x1,0x9	000	1000
	1		100	0111
			000	1011
6	0	Word @0x2,0xA	010	0011
	1		100	0011
			010	0011
7	0	Word @0x3,0xB	000	1110
	1		100	0001
			010	1011
8	0	Word @0x5,0xD (2 AHB transfers)	100	1000
	—		000	0111
	8		1	100
9	0	Word @0x6,0xE (2 AHB transfers)	110 ⁶	1100
	—		000	0011
	9		1	110 ⁶
—	000	0011		

Table 22-23. Misalignment cases supported by a 64-bit AMBA EBI (external bus) (continued)

No. ¹	PS ²	Program size and byte offset	ADDR[29:31] ³	$\overline{WE_BE}$ [0:3] ⁴
10	0	Word @0x7,0xF (2 AHB transfers)	111 ⁵	1110
11			000	0001
10	1		111 ⁵	1011
11			000 010	0011 0111
12	0	Doubleword @0x4,0xC (2 AHB transfers)	100 ⁷	0000
—			000	0000
12	1		100 ⁷ 110	0011 0011
—			000 010	0011 0011
13	0	Doubleword @0x2,0xA (2 AHB transfers)	000 100	1100 0000
—			000	0011
13	1		010 100 110	0011 0011 0011
—			000	0011
14	0	Doubleword @0x6,0xE (2 AHB transfers)	110 ⁶	1100
15			000 100	0000 0011
14	1		110 ⁶	0011
15			000 010 100	0011 0011 0011

NOTES:

- 1 Mismatched case number, from [Table 22-22](#).
- 2 Port size; 0 = 32 bits, 1 = 16 bits.
- 3 External ADDR pins, not necessarily the address on internal master AHB bus.
- 4 External $\overline{WE_BE}$ pins. Note that these pins have negative polarity, opposite of the internal byte strobes in [Table 22-22](#).
- 5 Treated as 1-byte access.
- 6 Treated as 2-byte access.
- 7 Treated as 4-byte access.


22.4.2.11 Address/data multiplexing

Address/data multiplexing enables the design of a system with reduced pin count. In such a system, multiplexed address/data functions (on DATA pins) are used, instead of having separate address and data pins. Compared to the normal EBI specification (e.g., 24 address pins + 32 data pins), only 32 data pins are required. Compared to a 16-bit bus implementation, as on the PXS30 device, only 24 pins are required (e.g., ADDR[8:15] + ADDR[16:31]/DATA[16:31]).

When performing a small access read, as described in [Section 22.4.2.6, Small accesses \(small port size and short burst length\)](#), with A/D multiplexing enabled for this access, the EBI inserts an idle clock cycle with \overline{OE} negated and \overline{CS} asserted, to allow for the memory to three-state the bus prior to the EBI driving the

address on the next clock. This clock gap already exists (for other reasons) for non-small-access transfers, so no additional clock gap is inserted for those cases. See [Figure 22-43](#) for an example of a small access read with A/D multiplexing enabled.

In general, timing diagrams in A/D multiplexing mode are very similar to other diagrams in this document (including support for Burst accesses), except for the behavior of the ADDR and DATA buses, which can be seen in [Figure 22-43](#).



* While the EBI drives all of ADDR[8:31] to valid address, typically only ADDR[3:15] (or less) are used in the system, as DATA[16:31] (or DATA[0:15]) would be used for address and data on an external muxed device.

** Or DATA[0:15], based on D16_31 bit in EBI_MCR.

Figure 22-43. Small access (32-bit read to 16-bit port) on address/data multiplexed bus

22.5 Initialization/application information

22.5.1 Booting from external memory


The EBI block does not support booting directly to external memory (i.e., fetching the first instruction after reset externally). One common method for an MCU to resemble an external boot with this EBI is to use an internal Boot Assist Module on the MCU, which fetches the first instruction internally and configures EBI registers before branching to an external address to boot externally. Refer to the device-specific documentation to see how/if external boot is supported for a particular MCU.

If code in external memory needs to write EBI registers, this must be done in a way that avoids modifying EBI registers while external accesses are being performed, such as the following method:

- Copy the code that is doing the register writes (plus a return branch) to internal SRAM
- Branch to internal SRAM to run this code, ending with a branch back to external flash

22.5.2 Running with SDR (Single Data Rate) burst memories

This includes FLASH and SRAM memories with a compatible burst interface. $\overline{\text{BDIP}}$ is required only for some SDR memories. Figure 22-44 shows a block diagram of an MCU connected to a 32-bit SDR burst memory.



* May or may not be connected, depending on the memory used.

** Flash memories typically use one $\overline{\text{WE}}$ signal as shown. RAMs use 2 or 4 (16-bit or 32-bit)

Figure 22-44. MCU connected to SDR burst memory

Refer to Figure 22-28 for an example of the timing of a typical Burst Read operation to an SDR burst memory. Refer to Figure 22-16 for an example of the timing of a typical Single Write operation to SDR memory.

22.5.3 Running with asynchronous memories

The EBI also supports asynchronous memories. In this case, the CLKOUT, \overline{TS} , and \overline{BDIP} pins are not used by the memory and bursting is not supported. However, the EBI still drives these outputs, and always drives and latches all signals at the positive edge of CLKOUT (i.e., there is no “asynchronous mode” for the EBI). The data timing is controlled by setting the SCY bits in the appropriate Option Register to the proper number of wait states to work with the access time of the asynchronous memory, just as done for a synchronous memory.

22.5.3.1 Example wait state calculation

This example applies to any chip-select memory, synchronous or asynchronous.

As an example, say we have a memory with 50 ns access time, and we are running the external bus at 66 MHz (CLKOUT period: 15.2 ns). Assume the input data spec for the MCU is 4 ns.

number of wait states = (access time) / (CLKOUT period) + (0 or 1) (depending on setup time)


$50/15.2 = 3$ with 4.4 ns remaining (so we need at least 3 wait states, now check setup time)

$15.2 - 4.4 = 10.8$ ns (this is the achieved input data setup time)

Since actual input setup (10.8 ns) is greater than the input setup spec (4.0 ns), 3 wait states is sufficient. If the actual input setup was less than 4.0 ns, we would have to use 4 wait states instead.

22.5.3.2 Timing and connections for asynchronous memories

The connections to an asynchronous memory are the same as for a synchronous memory, except that the CLKOUT, \overline{TS} , and \overline{BDIP} signals are not used. Figure 22-45 shows a block diagram of an MCU connected to an asynchronous memory.



* Flash memories typically use one \overline{WE} signal as shown, RAMs use 2 or 4 (16-bit or 32-bit)

Figure 22-45. MCU connected to asynchronous memory

Figure 22-46 shows a timing diagram of a read operation to a 16-bit asynchronous memory using 3 wait states.

Figure 22-47 shows a timing diagram of a write operation to a 16-bit asynchronous memory using 3 wait states.




Figure 22-46. Read operation to asynchronous memory, three initial wait states





Figure 22-47. Write operation to asynchronous memory, three initial wait states

22.5.4 Connecting an MCU to multiple memories

The MCU can be connected to more than one memory at a time.

Figure 22-48 shows an example of how two memories could be connected to one MCU.



* May or may not be connected, depending on the memory used.
 ** Flash memories typically use one \overline{WE} signal as shown, RAMs use 2 or 4 (16-bit or 32-bit)

Figure 22-48. MCU connected to multiple memories

22.5.5 EBI operation with reduced pinout MCUs

Some MCUs with this EBI may not have all the pins described in this document pinned out for a particular package. Some of the most common pins to be removed are DATA[16:31], arbitration pins (\overline{BB} , \overline{BG} , \overline{BR}),

and TSIZ[0:1]. This section describes how to configure dual-MCU systems for each of those scenarios, as well as describing limitations to EBI operation when other pins are missing ($\overline{\text{TA}}$, $\overline{\text{TEA}}$, $\overline{\text{BDIP}}$). More than one section may apply if the applicable pins are not present on one or both MCUs.

22.5.5.1 Connecting 16-bit MCU to 32-bit MCU (Master/Master or Master/Slave)

This scenario is straightforward. Connect DATA[0:15] between both MCUs, and configure both for 16-bit Data Bus Mode operation (DBM = 1 in EBI_MCR). Note that 32-bit external memories are not supported in this scenario.

22.5.5.2 Arbitration with no Arb Pins (Master/Slave only)

To implement a master/slave system with an MCU that has no arbitration pins ($\overline{\text{BB}}$, $\overline{\text{BG}}$, $\overline{\text{BR}}$), the user must configure the master MCU for internal arbitration (EARB = 0 in EBI_MCR) and the slave MCU for external arbitration (EARB = 1). Internally on an MCU with no arbitration pins, the $\overline{\text{BR}}$, $\overline{\text{BG}}$, and $\overline{\text{BB}}$ signals to the EBI will be tied negated. This means that the slave MCU will never receive bus grant asserted, so it will never attempt to start an access on the external bus. The master MCU will never receive bus request or bus busy asserted, so it will maintain ownership of the bus without any arbitration delays. In the erroneous case that the slave MCU executes internal code that attempts to access external address space, that access will never get external and will eventually time-out in the slave MCU.

22.5.5.3 Transfer size with no TSIZ pins (Master/Master or Master/Slave)

Since there are no TSIZ pins to communicate transfer size from master MCU to slave MCU, the internal SIZE field of the EBI_MCR must be used on the slave MCU (by setting SIZEN = 1 in slave's EBI_MCR). Anytime the master MCU needs to read or write the slave MCU with a different transfer size than the current value of the slave's SIZE field, the master MCU must first write the slave's SIZE field with the correct size for the subsequent transaction.

22.5.5.4 No Transfer Acknowledge ($\overline{\text{TA}}$) pin


If an MCU has no $\overline{\text{TA}}$ pin available, this restricts the MCU to chip-select accesses only (no MCU → MCU transfers are possible). Non-chip-select accesses have no way for the EBI to know which cycle to latch the data. The EBI has no built-in protection to prevent non-chip-select accesses in this scenario; it is up to the user to make certain to set up chip-selects and external memories correctly, and ensure that all external accesses fall in a valid chip-select region.

22.5.5.5 No Transfer Error ($\overline{\text{TEA}}$) pin

If an MCU has no $\overline{\text{TEA}}$ pin available, this eliminates the feature of terminating an access with $\overline{\text{TEA}}$. This means if an access times out in the EBI bus monitor, the EBI (master) still terminates the access early, but there will be no external visibility of this termination, so the slave device might end up driving data much later, when a subsequent access is already underway. Therefore, the EBI bus monitor should be disabled when no $\overline{\text{TEA}}$ pin exists.

22.5.5.6 No Burst Data in Progress ($\overline{\text{BDIP}}$) pin

If an MCU has no $\overline{\text{BDIP}}$ pin available, this eliminates burst support only if the burstable memory being used requires $\overline{\text{BDIP}}$ to burst. Many external memories use a self-timed configurable burst mechanism that does not require a dynamic burst indicator. Check the applicable external memory specification to see if $\overline{\text{BDIP}}$ is required in your system.



* Most memories have the LSB signified by bit 0, this must match the LSB of the MCU, signified by bit 31. If the memory is word-addressable, other bits of the data bus can be used. For example, a 32-bit flash memory might need A[2] as the LSB, where A/D1 and A/D0 are not used for address decoding.

** These refer to the DATA pins of the MCU, which are used for both address and data functions in this system.

Figure 22-49. Address/Data Multiplexing with both 16-bit and 32-bit memories in single master system

22.5.6 Summary of differences from MPC5xx

Below is a summary list of the significant differences between this EBI and that of the MPC5xx parts.

- No memory controller support for external masters
 - Must configure each master in multi-master system to drive its own chip selects
 - Rationale: save complexity, no requirement for this feature
- Burst mechanism updated to be compatible with e200z core with 32-byte cache line
 - Rationale: required for performance and compatibility with e200z core
- Removed these variable timing attributes from Option Register:
 - CSNT, ACS, TRLX, EHTR
 - Rationale: reduces tester edgesets and complexity, no clear requirements for these features
- Removed reservation support on external bus
 - Rationale: reservation not supported on internal bus, useless to support on external
- Removed Address Type (AT), Write-Protect (WP), and dual-mapping features
 - Rationale: these functions can be replicated by Memory Management Unit (MMU) in e200z core
- Removed support for 8-bit ports
 - Rationale: reduces complexity and not required
- Removed boot chip-select operation
 - Rationale: on-chip Boot Assist Module (BAM) handles boot (and configuration of EBI registers)
- Open drain mode and pullup resistors no longer required for multi-master systems, extra cycle needed to switch between masters
 - Rationale: saves customer hassle for multi-master system setup, at negligible performance cost
- Address decoding for external master accesses uses 4-bit code to determine internal slave instead of straight address decode
 - Rationale: needed for compatibility with internal bridge address decoding and memory map
- Removed support for 3-master systems
 - Rationale: very difficult to manage with internal bridge address decoding method and keep memory maps unique; not an essential feature to justify complexity of supporting
- Removed LBDIP Base Register bit, now late $\overline{\text{BDIP}}$ assertion is default behavior
 - Rationale: unaware of any memories that require $\overline{\text{BDIP}}$ to assert earlier than LBDIP timing, so reduce number of CS control bits and complexity
- Modified arbitration protocol to require extra cycles when switching between masters
 - Rationale: could not use exact Oak protocol and make timing for full-speed operation; adding dead cycles to protocol allows bus to run full-speed in external master mode and makes this feature not limit overall EBI frequency
- Modified TSIZ[0:1] functionality to only indicate size of current transfer, not give information on ensuing transfers that may be part of the same atomic sequence

- Rationale: simpler and more intuitive functionality, no clear requirement for anything else
- Added support for 32-bit coherent read and write non-chip-select accesses in 16-bit data bus mode
 - Rationale: some internal registers must be accessed all 32 bits at once to function as expected
- Added misaligned access support
 - Rationale: some eSys cores require use of misaligned accesses for optimum performance
- Added calibration access support
 - Rationale: support related device logic added to multiple eSys devices's, requested customer feature
- Added support for larger external address bus (up to 24 bits)
 - Rationale: support larger external memory sizes
- Added support for address/data multiplexing
 - Rationale: new feature to reduce minimum pin count
- Added support for using either half of data bus for 16-bit port transfers
 - Rationale: helps A/D muxed usability, while maintaining backwards compatibility

Chapter 23

Error Correction Status Module (ECSM)

23.1 Introduction

The Error Correction Status Module (ECSM) provides miscellaneous control functions for the device Standard Product Platform (SPP) including program-visible information about the platform configuration and revision levels, a reset status register, and information on memory errors reported by error-correcting codes and/or generic access error information.

23.2 Features

The ECSM includes these features:

- Program-visible information on the platform device configuration and revision
- Reset status register (MRSR)
- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- Registers to specify the generation of single- and double-bit memory data inversions for test purposes if error-correcting codes are implemented
- Access address information for faulted memory accesses for certain processor core micro-architectures,

23.3 Memory map and registers description

This section details the programming model for the Error Correction Status Module. This is an on-platform 128-byte space mapped to the region serviced by an IPS bus controller. Some of the control registers have a 64-bit width. These 64-bit registers are implemented as two 32-bit registers, and include “H” and “L” suffixes, indicating the “high” and “low” portions of the control function.

The Error Correction Status Module does not include any logic that provides access control. Rather, this function is supported using the standard access control logic provided by the IPS controller.

23.3.1 Memory map

Table 23-3 is a 32-bit view of the ECSM’s memory map. The addresses presented here are the offsets relative to the ESCM base address, as shown in Table 23-1.

Table 23-1. ECSM module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	ECSM_0	0xFFF4_0000
	ECSM_1	

Table 23-1. ECSM module base addresses (continued)

Mode	Module	Module base address
Decoupled Parallel Mode (DPM)	ECSM_0	0xFFF4_0000 (same as LSM)
	ECSM_1	0x8FF4_0000

Table 23-2. ECSM registers

Offset from ECSM_BASE	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0000	Processor Core Type register (PCT)	R	0xE760	on page 23-4
0x0002	Revision register (REV)	R	0x0000	on page 23-4
0x0004–0x0007	Reserved			
0x0008	IPS Module Configuration (IMC)	R	0xC843_F800	on page 23-5
0x000C–0x000E	Reserved			
0x000F	Miscellaneous Reset Status Register (MRSR)	R	0x00	on page 23-6
0x0010–0x001E	Reserved			
0x001F	Miscellaneous Interrupt Register (MIR)	R/W	0x00	on page 23-7
0x0020	Reserved			
0x0024	Miscellaneous User-Defined Control Register (MUDCR)	R/W	0x4000_0000	on page 23-7
0x0028–0x0042	Reserved			
0x0043	ECC Configuration Register (ECR)	R/W	0x00	on page 23-10
0x0044–0x0046	Reserved			
0x0047	ECC Status Register (ESR)	R/W	0x00	on page 23-11
0x0048–0x0049	Reserved			
0x004A	ECC Error Generation Register (EEGR)	R/W	0x0000	on page 23-13
0x004C–0x004F	Reserved			
0x0050	Flash ECC Address Register (FEAR)	R	UUUU_UUUU	on page 23-16
0x0055	Reserved			
0x0056	Flash ECC Master Number Register (FEMR)	R	UUUU_UUUU	on page 23-17
0x0057	Flash ECC Attributes Register (FEAT)	R	UUUU_UUUU	on page 23-18
0x0058	Flash ECC Data Register High (FEDRH)	R	UUUU_UUUU	on page 23-19
0x005C	Flash ECC Data Register Low (FEDRL)	R	UUUU_UUUU	on page 23-19
0x0060	RAM ECC Address Register (REAR)	R	UUUU_UUUU	on page 23-20
0x0064	Reserved			
0x0065	RAM ECC Syndrome Register (RESR)	R	UU	on page 23-20

Table 23-2. ECSM registers (continued)

Offset from ECSM_BASE	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0066	RAM ECC Master Number Register (REMR)	R	UU	on page 23-22
0x0067	RAM ECC Attributes (REAT) register	R	UU	on page 23-22
0x0068	RAM ECC Data Register High (REDRH)	R	UUUU_UUUU	on page 23-23
0x006C	RAM ECC Data Register Low (REDRL)	R	UUUU_UUUU	on page 23-23
0x0070–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.

Table 23-3. ECSM 32-bit memory map

ECSM Offset	Register	
0x0000	Processor Core Type (PCT)	Revision (REV)
0x0004	Reserved	
0x0008	IPS Module Configuration (IMC)	
0x000C	Reserved	Misc Reset Status (MRSR)
0x0010	Reserved	
0x0014	Reserved	
0x0018	Reserved	
0x001C	Reserved	Misc Interrupt (MIR)
0x0020	Reserved	
0x0024	Miscellaneous User-Defined Control Register (MUDCR)	
0x0028	Reserved	
0x002C - 0x003C	Reserved	
0x0040	Reserved	ECC Configuration (ECR)
0x0044	Reserved	ECC Status (ESR)
0x0048	Reserved	ECC Error Generation (EEGR)
0x004C	Reserved	
0x0050	Flash ECC Address (FEAR)	

Table 23-3. ECSM 32-bit memory map (continued)

ECSM Offset	Register			
0x0054	Reserved		Flash ECC Master (FEMR)	Flash ECC Attributes (FEAT)
0x0058	Flash ECC Data High (FEDRH)			
0x005C	Flash ECC Data Low (FEDRL)			
0x0060	RAM ECC Address (REAR)			
0x0064	Reserved	RAM ECC Syndrome (RESR)	RAM ECC Master (REMR)	RAM ECC Attributes (REAT)
0x0068	RAM ECC Data High (REDRH)			
0x006C	RAM ECC Data Low (REDRL)			
0x0070 - 0x007C	Reserved			

23.3.2 Registers description

Attempted accesses to reserved addresses result in an error termination, while attempted writes to read-only registers are ignored and do not terminate with an error. Unless noted otherwise, *writes to the programming model must match the size of the register*, e.g., an *n*-bit register only supports *n*-bit writes. Attempted writes of a different size than the register width produce an error termination of the bus cycle and no change to the targeted register.

23.3.2.1 Processor Core Type (PCT) register

The PCT is a 16-bit read-only register specifying the architecture of the processor core in the PXS30. See [Figure 23-1](#) and [Table 23-4](#) for the Processor Core Type definition.




Figure 23-1. Processor Core Type (PCT) register

Table 23-4. PCT field descriptions

Field	Description
PCT[0:15]	Processor Core Type. 0xE760 indicates Z760 PowerPC core.

23.3.2.2 Revision (REV) register

The Revision (REV) register is a 16-bit read-only register specifying a revision number. The state of this register is defined by an input signal; it can only be read from the IPS programming model. Any attempted write is ignored.

See [Figure 23-2](#) and [Table 23-5](#) for the REV definition.




Figure 23-2. Revision (REV) register

Table 23-5. REV field descriptions

Field	Description
REV[0:15]	Revision The REV[0:15] bitfield is specified by an input signal to define a software-visible revision number.

23.3.2.3 IPS Module Configuration (IMC) register

The IMC is a 32-bit read-only register identifying the presence or absence of the 32 low-order IPS peripheral modules connected to the primary slave bus controller. The state of this register is defined by a module input signal; it can only be read from the IPS programming model. Any attempted write is ignored.

See [Figure 23-3](#) and [Table 23-6](#) for the IPS Module Configuration definition.




Figure 23-3. IPS Module Configuration (IMC) register

Table 23-6. IMC field descriptions

Field	Description
MC[0:31]	<p>IPS Module Configuration</p> <p>0 An IPS module connection to decoded slot <i>n</i> is absent. 1 An IPS module connection to decoded slot <i>n</i> is present.</p> <p>Module mappings are as follows:</p> <p>0 PBRIDGE 1 XBAR 4 MPU 9 SEMA4 14 SWT 15 STM 16 ECSM 17 DMA 18 INTC 19 FEC 20 Coherency Module</p>

23.3.2.4 Miscellaneous Reset Status Register (MRSR)

The Miscellaneous Reset Status Register (MRSR) contains a bit for each of the reset sources to the device. An asserted bit indicates the last type of reset that occurred. Only one bit is set at any time in the MRSR, reflecting the cause of the most recent reset as signaled by the device reset input signals. The MRSR can only be read from the IPS programming model. Any attempted write is ignored.

See [Figure 23-4](#) and [Table 23-7](#) for the MRSR definition.




Figure 23-4. Miscellaneous Reset Status Register (MRSR)

Table 23-7. MRSR field descriptions

Field	Description
POR	<p>Power-On Reset</p> <p>0 The last recorded event was a reset caused by a device input reset. 1 The last recorded event was caused by a power-on reset (based on a device input signal).</p>
DIR	<p>Device Input Reset</p> <p>0 The last recorded event was a reset caused by a power-on reset. 1 The last recorded event was a reset caused by a device input reset.</p>

23.3.2.5 Miscellaneous Interrupt Register (MIR)

All interrupt requests associated with ECSM are collected in the Miscellaneous Interrupt Register (MIR) register. This includes the processor core system bus fault interrupt.

During the appropriate interrupt service routine handling these requests, the interrupt source contained in the ECSTMIR must be explicitly cleared. See [Figure 23-5](#) and [Table 23-8](#) for the MIR definition.

Address: Base + 0x001F Access: User read/write

	0	1	2	3	4	5	6	7
R	FB0AI	FB0SI	FB1AI	FB1SI	FB2AI	FB2SI	0	0
W	w1c	w1c	w1c	w1c	w1c	w1c		
Reset	0	0	0	0	0	0	0	0

Figure 23-5. Miscellaneous Interrupt Register (MIR)

Table 23-8. Miscellaneous Interrupt (MIR) field descriptions

Field	Description
FB0AI	Flash Bank 0 Abort Interrupt 0 A flash bank 0 abort has not occurred. 1 A flash bank 0 abort has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.
FB0SI	Flash Bank 0 Stall Interrupt 0 A flash bank 0 stall has not occurred. 1 A flash bank 0 stall has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.
FB1AI	Flash Bank 1 Abort Interrupt 0 A flash bank 1 abort has not occurred. 1 A flash bank 1 abort has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.
FB1SI	Flash Bank 1 Stall Interrupt 0 A flash bank 1 stall has not occurred. 1 A flash bank 1 stall has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.
FB2AI	Flash Bank 2 Abort Interrupt 0 A flash bank 2 abort has not occurred. 1 A flash bank 2 abort has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.
FB2SI	Flash Bank 2 Stall Interrupt 0 A flash bank 2 stall has not occurred. 1 A flash bank 2 stall has occurred. The interrupt request is cleared by writing a 1 to this bit. Writing a 0 has no effect.

23.3.2.6 Miscellaneous User-Defined Control Register (MUDCR)

The Miscellaneous User-Defined Control Register (MUDCR) provides a program-visible register for user-defined control functions. The contents of this register is output from the ECSM to other modules where the user-defined control functions are implemented. See [Figure 23-6](#) and [Table 23-9](#) for the MUDCR definition.

Address: Base + 0x0024

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MUD	MUD	0	0	0	0	0	DRC	DRC	DRC	DRC	DRC	DRC	DRC	DRC	DRC
W	CR0	CR1						LR13	LR12	LR11	LR10	LR9	LR8	LR7	LR6	LR5
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DRC	DRC	DRC	DRC	DRC	ACC	WB	RB	FXS	0	0	0	FXS	FXS	0	FXS
W	LR4	LR3	LR2	LR1	LR0	ERR	EN	EN	BE7				BE3	BE2		BE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-6. Miscellaneous User-Defined Control Register (MUDCR)

Table 23-9. MUDCR field descriptions

Field	Description																																																
MUDCR0	XBAR_2 arbitration mode select. This bit allows setting XBAR_2 into the round-robin mode of arbitration. 0 XBAR_2 is in fixed priority mode. 1 XBAR_2 is in round robin mode.																																																
MUDCR1	PRAM wait-state control. This bit selects whether the PRAM controller inserts one wait state into every read access made to the RAM arrays. 0 The PRAM controller operates as a 0-wait state controller. 1 The PRAM controller operates as a 1-wait state controller.																																																
DRCLR n	DMA Request Clear n . Write a 1 to the bit and then write a 0 to clear a stuck DMA request. Bits are allocated as shown. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Bit</th> <th>DMA channel</th> <th>Peripheral</th> <th>Bit</th> <th>DMA channel</th> <th>Peripheral</th> </tr> </thead> <tbody> <tr> <td>DRCLR0 (bit 20)</td> <td>20</td> <td>ADC0</td> <td>DRCLR7 (bit 13)</td> <td>17</td> <td>eTimer_1 channel 1</td> </tr> <tr> <td>DRCLR1 (bit 19)</td> <td>21</td> <td>ADC1</td> <td>DRCLR8 (bit 12)</td> <td>12</td> <td>FlexPWM_0 comp_val</td> </tr> <tr> <td>DRCLR2 (bit 18)</td> <td>33</td> <td>ADC2</td> <td>DRCLR9 (bit 11)</td> <td>13</td> <td>FlexPWM_0 capt</td> </tr> <tr> <td>DRCLR3 (bit 17)</td> <td>34</td> <td>ADC3</td> <td>DRCLR10 (bit 10)</td> <td>26</td> <td>FlexPWM_1 comp_val</td> </tr> <tr> <td>DRCLR4 (bit 16)</td> <td>14</td> <td>eTimer_0 channel 0</td> <td>DRCLR11 (bit 9)</td> <td>27</td> <td>FlexPWM_1 capt</td> </tr> <tr> <td>DRCLR5 (bit 15)</td> <td>15</td> <td>eTimer_0 channel 1</td> <td>DRCLR12 (bit 8)</td> <td>39</td> <td>FlexPWM_2 comp_val</td> </tr> <tr> <td>DRCLR6 (bit 14)</td> <td>16</td> <td>eTimer_1 channel 0</td> <td>DRCLR13 (bit 7)</td> <td>40</td> <td>FlexPWM_2 capt</td> </tr> </tbody> </table> <p>Note: If a module generates more DMA requests than the number that DMA module is programmed to serve, the last DMA request stalls at the DMA's input. Stopping the module will not clear this extra DMA request. To clear the request, write a 1 and then write a 0 to the corresponding bit after completion of the DMA operation or before enabling the next DMA operation.</p> <p>Note: The DRCLRn bits are implemented on cut2 of the PXS30, but not on cut1.</p>	Bit	DMA channel	Peripheral	Bit	DMA channel	Peripheral	DRCLR0 (bit 20)	20	ADC0	DRCLR7 (bit 13)	17	eTimer_1 channel 1	DRCLR1 (bit 19)	21	ADC1	DRCLR8 (bit 12)	12	FlexPWM_0 comp_val	DRCLR2 (bit 18)	33	ADC2	DRCLR9 (bit 11)	13	FlexPWM_0 capt	DRCLR3 (bit 17)	34	ADC3	DRCLR10 (bit 10)	26	FlexPWM_1 comp_val	DRCLR4 (bit 16)	14	eTimer_0 channel 0	DRCLR11 (bit 9)	27	FlexPWM_1 capt	DRCLR5 (bit 15)	15	eTimer_0 channel 1	DRCLR12 (bit 8)	39	FlexPWM_2 comp_val	DRCLR6 (bit 14)	16	eTimer_1 channel 0	DRCLR13 (bit 7)	40	FlexPWM_2 capt
Bit	DMA channel	Peripheral	Bit	DMA channel	Peripheral																																												
DRCLR0 (bit 20)	20	ADC0	DRCLR7 (bit 13)	17	eTimer_1 channel 1																																												
DRCLR1 (bit 19)	21	ADC1	DRCLR8 (bit 12)	12	FlexPWM_0 comp_val																																												
DRCLR2 (bit 18)	33	ADC2	DRCLR9 (bit 11)	13	FlexPWM_0 capt																																												
DRCLR3 (bit 17)	34	ADC3	DRCLR10 (bit 10)	26	FlexPWM_1 comp_val																																												
DRCLR4 (bit 16)	14	eTimer_0 channel 0	DRCLR11 (bit 9)	27	FlexPWM_1 capt																																												
DRCLR5 (bit 15)	15	eTimer_0 channel 1	DRCLR12 (bit 8)	39	FlexPWM_2 comp_val																																												
DRCLR6 (bit 14)	16	eTimer_1 channel 0	DRCLR13 (bit 7)	40	FlexPWM_2 capt																																												

Table 23-9. MUDCR field descriptions (continued)

Field	Description																		
ACCERR	Accumulate error. This bit determines whether an error response for the first half of the write burst is accumulated to the second half of the write burst or discarded. In order to complete the burst, the FEC interface to the system bus responds by indicating that the first half of the burst completed without error before it actually writes the data so that it can fetch the second half of the write data from the FIFO. When actually written onto the system bus, the first half of the write burst can have an error. Because this half initially responded without an error to the FIFO, the error is discarded or accumulated with the error response for the second half of the burst. 0 Any error to the first half of the write burst is discarded. 1 Any actual error response to the first half of the write burst is accumulated in the second half's response. In other words, an error response to the first half is seen in the response to the second half, even if the second half does not error.																		
WBEN	Global write burst enable to XBAR slave port designated by FXSBE n 0 Write bursting to all XBAR slave ports is disabled. 1 Write bursting is enabled to any XBAR slave port whose FXSBE n bit is asserted.																		
RBEN	Global read burst enable from XBAR slave port designated by FXSBE n 0 Read bursting from all XBAR slave ports is disabled. 1 Read bursting is enabled from any XBAR slave port whose FXSBE n bit is asserted.																		
FXSBE n	FEC XBAR slave burst enable. FXSBE n enables bursting by the FEC interface to the XBAR slave port controlled by that respective FXSBE n bit. If FXSBE n is asserted, then that XBAR slave port enabled by the bit can accept the bursts allowed by RBEN and WBEN. Otherwise, the FEC interface will not burst to the XBAR slave port controlled by that respective FXSBE n bit. Read bursts from that XBAR slave port are enabled by RBEN. Write bursts to that XBAR slave port are enabled by WBEN. <table border="1" data-bbox="581 957 1161 1375" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Bit</th> <th>Slave port</th> </tr> </thead> <tbody> <tr> <td>FXSBE0 (bit 31)</td> <td>Slave Port S0</td> </tr> <tr> <td>FXSBE1 (bit 30)</td> <td><i>not implemented on PXS30</i></td> </tr> <tr> <td>FXSBE2 (bit 29)</td> <td>Slave Port S2</td> </tr> <tr> <td>FXSBE3 (bit 28)</td> <td>Slave Port S3</td> </tr> <tr> <td>FXSBE4 (bit 27)</td> <td><i>not implemented on PXS30</i></td> </tr> <tr> <td>FXSBE5 (bit 26)</td> <td><i>not implemented on PXS30</i></td> </tr> <tr> <td>FXSBE6 (bit 25)</td> <td><i>not implemented on PXS30</i></td> </tr> <tr> <td>FXSBE7 (bit 24)</td> <td>Slave Port S7</td> </tr> </tbody> </table> <p>Note: Slave Port assignment is subject to LSM/DPM mode configuration. See Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR), for more information.</p>	Bit	Slave port	FXSBE0 (bit 31)	Slave Port S0	FXSBE1 (bit 30)	<i>not implemented on PXS30</i>	FXSBE2 (bit 29)	Slave Port S2	FXSBE3 (bit 28)	Slave Port S3	FXSBE4 (bit 27)	<i>not implemented on PXS30</i>	FXSBE5 (bit 26)	<i>not implemented on PXS30</i>	FXSBE6 (bit 25)	<i>not implemented on PXS30</i>	FXSBE7 (bit 24)	Slave Port S7
Bit	Slave port																		
FXSBE0 (bit 31)	Slave Port S0																		
FXSBE1 (bit 30)	<i>not implemented on PXS30</i>																		
FXSBE2 (bit 29)	Slave Port S2																		
FXSBE3 (bit 28)	Slave Port S3																		
FXSBE4 (bit 27)	<i>not implemented on PXS30</i>																		
FXSBE5 (bit 26)	<i>not implemented on PXS30</i>																		
FXSBE6 (bit 25)	<i>not implemented on PXS30</i>																		
FXSBE7 (bit 24)	Slave Port S7																		

23.3.3 ECC registers

There are a number of program-visible registers for the sole purpose of reporting and logging of memory failures. These registers include the following:

- ECC Configuration Register (ECR)
- ECC Status Register (ESR)
- ECC Error Generation Register (EEGR)



- Flash ECC Address Register (FEAR)
- Flash ECC Master Number Register (FEMR)
- Flash ECC Attributes Register (FEAT)
- Flash ECC Data Register (FEDR)
- RAM ECC Address Register (REAR)
- RAM ECC Syndrome Register (RESR)
- RAM ECC Master Number Register (REMR)
- RAM ECC Attributes Register (REAT)
- RAM ECC Data Register (REDR)

The details on the ECC registers are provided in the subsequent sections. If the design does not include ECC on the memories, these addresses are reserved locations within the ECSM’s programming model.

23.3.3.1 ECC Configuration Register (ECR)

The ECC Configuration Register (ECR) is an 8-bit control register for specifying which types of memory errors are reported. In all systems with ECC, the occurrence of a non-correctable error causes the current access to be terminated with an error condition. In many cases, this error termination is reported directly by the initiating bus master. However, there are certain situations where the occurrence of this type of non-correctable error is not reported by the master. Examples include speculative instruction fetches that are discarded due to a change-of-flow operation, and buffered operand writes. The ECC reporting logic in the ECSM provides an optional error interrupt mechanism to signal all non-correctable memory errors. In addition to the interrupt generation, the ECSM captures specific information (memory address, attributes and data, bus master number, etc.) that may be useful for subsequent failure analysis.

See [Figure 23-7](#) and [Table 23-10](#) for the ECR definition.




Figure 23-7. ECC Configuration (ECR) Register

Table 23-10. ECR field descriptions

Field	Description
ER1BR	<p>Enable RAM 1-bit Reporting</p> <p>0 Reporting of single-bit RAM corrections is disabled.</p> <p>1 Reporting of single-bit RAM corrections is enabled.</p> <p>The occurrence of a single-bit RAM correction generates an ECSM ECC interrupt request as signaled by the assertion of ESR[R1BC]. The address, attributes, and data are also captured in the REAR, RESR, REMR, REAT and REDR registers.</p>

Table 23-10. ECR field descriptions (continued)

Field	Description
EF1BR	<p>Enable Flash 1-bit Reporting</p> <p>0 Reporting of single-bit flash corrections is disabled. 1 Reporting of single-bit flash corrections is enabled.</p> <p>The occurrence of a single-bit flash correction generates an ECSM ECC interrupt request as signaled by the assertion of ESR[F1BC]. The address, attributes, and data are also captured in the FEAR, FEMR, FEAT and FEDR registers.</p>
ERNCR	<p>Enable RAM Non-Correctable Reporting</p> <p>0 Reporting of non-correctable RAM errors is disabled. 1 Reporting of non-correctable RAM errors is enabled.</p> <p>The occurrence of a non-correctable multi-bit RAM error generates an ECSM ECC interrupt request as signaled by the assertion of ESR[RNCE]. The faulting address, attributes, and data are also captured in the REAR, RESR, REMR, REAT and REDR registers.</p>
EFNCR	<p>Enable Flash Non-Correctable Reporting</p> <p>0 Reporting of non-correctable flash errors is disabled. 1 Reporting of non-correctable flash errors is enabled.</p> <p>The occurrence of a non-correctable multi-bit flash error generates an ECSM ECC interrupt request as signaled by the assertion of ESR[FNCE]. The faulting address, attributes, and data are also captured in the FEAR, FEMR, FEAT and FEDR registers.</p>

23.3.3.2 ECC Status Register (ESR)

The ECC Status Register (ESR) is an 8-bit control register for signaling which types of properly enabled ECC events have been detected. The ESR signals the last properly enabled memory event to be detected. ECC interrupt generation is separated into single-bit error detection/correction, uncorrectable error detection, and the combination of the two as defined by the following boolean equations:

```

ECSM_ECC1BIT_IRQ
= ECR[ER1BR] & ESR[R1BC]           // ram, 1-bit correction
| ECR[EF1BR] & ESR[F1BC]           // flash, 1-bit correction
ECSM_ECCRNCR_IRQ
= ECR[ERNCR] & ESR[RNCE]           // ram, noncorrectable error
ECSM_ECCFNCR_IRQ
= ECR[EFNCR] & ESR[FNCE]           // flash, noncorrectable error
ECSM_ECC2BIT_IRQ
= ECSM_ECCRNCR_IRQ                 // ram, noncorrectable error
| ECSM_ECCFNCR_IRQ                 // flash, noncorrectable error
ECSM_ECC_IRQ
= ECSM_ECC1BIT_IRQ                 // 1-bit correction
| ECSM_ECC2BIT_IRQ                 // noncorrectable error

```

where the combination of a correctly enabled category in the ECR and the detection of the corresponding condition in the ESR produces the interrupt request.

The ECSM allows a maximum of one bit of the ESR to be asserted at any given time. This preserves the association between the ESR and the corresponding address and attribute registers, which are loaded on each occurrence of a properly enabled ECC event. If there is a pending ECC interrupt and another properly

enabled ECC event occurs, the ECSM hardware automatically handles the ESR reporting, clearing the previous data and loading the new state and thus guaranteeing that only a single flag is asserted.

To maintain the coherent software view of the reported event, the following sequence in the ECSM error interrupt service routine is suggested:

1. Read the ESR and save it.
2. Read and save all the address and attribute reporting registers.
3. Re-read the ESR and verify the current contents matches the original contents. If the two values are different, go back to step 1 and repeat.
4. When the values are identical, write a 1 to the asserted ESR flag to negate the interrupt request.

See [Figure 23-8](#) and [Table 23-11](#) for the ESR definition.

Address: Base + 0x0047				Access: User read/write				
	0	1	2	3	4	5	6	7
R	0	0	R1BC	F1BC	0	0	RNCE	FNCE
W			w1c	w1c			w1c	w1c
Reset	0	0	0	0	0	0	0	0

Figure 23-8. ECC Status Register (ESR)

Table 23-11. ESR field descriptions

Field	Description
R1BC	<p>RAM 1-bit Correction</p> <p>0 No reportable single-bit RAM correction has been detected. 1 A reportable single-bit RAM correction has been detected.</p> <p>This bit can only be set if ECR[EPR1BR] is asserted. The occurrence of a properly enabled single-bit RAM correction generates an ECSM ECC interrupt request. The address, attributes, and data are also captured in the REAR, RESR, REMR, REAT, and REDR registers. To clear this interrupt flag, write a 1 to this bit. Writing a 0 has no effect.</p>
F1BC	<p>Flash 1-bit Correction</p> <p>0 No reportable single-bit flash correction has been detected. 1 A reportable single-bit flash correction has been detected.</p> <p>This bit can only be set if ECR[EPF1BR] is asserted. The occurrence of a properly enabled single-bit flash correction generates an ECSM ECC interrupt request. The address, attributes, and data are also captured in the FEAR, FEMR, FEAT, and FEDR registers. To clear this interrupt flag, write a 1 to this bit. Writing a 0 has no effect.</p>
RNCE	<p>RAM Non-Correctable Error</p> <p>0 No reportable non-correctable RAM error has been detected. 1 A reportable non-correctable RAM error has been detected.</p> <p>The occurrence of a properly enabled non-correctable RAM error generates an ECSM ECC interrupt request. The faulting address, attributes, and data are also captured in the REAR, RESR, REMR, REAT, and REDR registers. To clear this interrupt flag, write a 1 to this bit. Writing a 0 has no effect.</p>

Table 23-11. ESR field descriptions (continued)

Field	Description
FNCE	Flash Non-Correctable Error 0 No reportable non-correctable flash error has been detected. 1 A reportable non-correctable flash error has been detected. The occurrence of a properly enabled non-correctable flash error generates an ECSM ECC interrupt request. The faulting address, attributes, and data are also captured in the FEAR, FEMR, FEAT, and FEDR registers. To clear this interrupt flag, write a 1 to this bit. Writing a 0 has no effect.

In the event that multiple status flags are signaled simultaneously, ECSM records the event with the R1BC as highest priority, then F1BC, then RNCE, and finally FNCE.

NOTE

The ECSM module has an interrupt for non-correctable ECC errors in RAM. This interrupt is IRQ35. The ECSM module has ECC error injection registers through which non-correctable ECC errors can be injected in the memory.

When the error is injected, the RGM_FERD[D_FL_ECC_RCC] bit in the RGM also gets set, since an ECC error is reported. This source cannot be configured in the RGM for an alternate event of safe mode entry or interrupt. As a result, when ECC error injection is done, a reset occurs but IRQ35 never gets generated.

Thus, the RGM_FERD[D_FL_ECC_RCC] bit in the RGM always supersedes the interrupt, and a reset is generated a on non-correctable ECC error.

To generate IRQ 35, the non-correctable ECC interrupt RGM (IRQ35), FCCU reset and ECC reset should be programmed as SAFE mode entry and not as reset, using the FERD register. When a corrupted ECC location is read, IRQ35 + machine check exception + NMI exception is generated. Thus, the handlers need to be written in a way that all exceptions and interrupts are serviced properly, and the handlers bring the PXS30 back to DRUN mode from SAFE mode and also clear all the flags, including flags set in the FCCU.

23.3.3.3 ECC Error Generation Register (EEGR)

The ECC Error Generation Register (EEGR) is a 16-bit control register used to force the generation of single- and double-bit data inversions in the memories with ECC, most notably the RAM. This capability is provided for two purposes:

- It provides a software-controlled mechanism for injecting errors into the memories during data writes to verify the integrity of the ECC logic.
- It provides a mechanism to allow testing of the software service routines associated with memory error logging.

It should be noted that while the EEGR is associated with the RAM, similar capabilities exist for the flash, i.e., the ability to program the nonvolatile memory with single- or double-bit errors is supported for the same two reasons previously identified.

For both types of memories (RAM and flash), the intent is to generate errors during data write cycles, such that subsequent reads of the corrupted address locations generate ECC events, either single-bit corrections or double-bit non-correctable errors that are terminated with an error response.

Single-bit errors are corrected but not reported. Double-bit errors are reported, but by definition are non-correctable.

See [Figure 23-9](#) and [Table 23-12](#) for the EEGR definition.




Figure 23-9. ECC Error Generation Register (EEGR)

Table 23-12. EEGR field descriptions

Field	Description
FRCAP	<p>Force Platform RAM Error Injection Access Protection</p> <p>0 All masters are able to generate RAM ECC errors via the EEGR register. 1 Only the master defined with as having hmaster = 0 (usually the core) can generate RAM ECC errors via the EEGR register.</p> <p>The assertion of this bit ensures that RAM data inversions can only occur from the master module with the master ID of 0. Since this is usually the core, this protects the RAM from errant or multiple simultaneous attempted data inversions from other master modules, and in the case of a multi-core system, ensures that only one core can issue a RAM data inversion.</p> <p>In LSM, the system is seen as having only one core. In DPM, only the core in lake_A, which is core_0, can perform inversions by setting this bit.</p> <p>The reset value of the bit is 0 and as a result, RAM data inversions can be requested from any master module. Software must ensure the proper setting of this bit.</p>
FRC1BI	<p>Force RAM Continuous 1-bit Data Inversions</p> <p>0 No RAM continuous 1-bit data inversions are generated. 1 1-bit data inversions in the RAM are continuously generated.</p> <p>The assertion of this bit forces the RAM controller to create 1-bit data inversions, as defined by the bit position specified in ERRBIT[0:6], continuously on every write operation.</p> <p>The normal ECC generation takes place in the RAM controller, but then the polarity of the bit position defined by ERRBIT is inverted to introduce a 1-bit ECC event in the RAM.</p> <p>After this bit has been enabled to generate another continuous 1-bit data inversion, it must be cleared before being set again to correctly re-enable the error generation logic.</p>

Table 23-12. EEGR field descriptions (continued)

Field	Description
FR11BI	<p>Force RAM One 1-bit Data Inversion</p> <p>0 No RAM single 1-bit data inversion is generated. 1 One 1-bit data inversion in the RAM is generated.</p> <p>The assertion of this bit forces the RAM controller to create one 1-bit data inversion, as defined by the bit position specified in ERRBIT[0:6], on the first write operation after this bit is set.</p> <p>The normal ECC generation takes place in the RAM controller, but then the polarity of the bit position defined by ERRBIT is inverted to introduce a 1-bit ECC event in the RAM.</p> <p>After this bit has been enabled to generate a single 1-bit data inversion, it must be cleared before being set again to properly re-enable the error generation logic.</p>
FRCNCI	<p>Force RAM Continuous Non-Correctable Data Inversions</p> <p>0 No RAM continuous 2-bit data inversions are generated. 1 2-bit data inversions in the RAM are continuously generated.</p> <p>The assertion of this bit forces the RAM controller to create 2-bit data inversions, as defined by the bit position specified in ERRBIT[0:6] and the overall odd parity bit, continuously on every write operation.</p> <p>After this bit has been enabled to generate another continuous non-correctable data inversion, it must be cleared before being set again to properly re-enable the error generation logic.</p> <p>The normal ECC generation takes place in the RAM controller, but then the polarity of the bit position defined by ERRBIT and the overall odd parity bit are inverted to introduce a 2-bit ECC error in the RAM.</p>
FR1NCI	<p>Force RAM One Non-Correctable Data Inversions</p> <p>0 No RAM single 2-bit data inversions are generated. 1 One 2-bit data inversion in the RAM is generated.</p> <p>The assertion of this bit forces the RAM controller to create one 2-bit data inversion, as defined by the bit position specified in ERRBIT[0:6] and the overall odd parity bit, on the first write operation after this bit is set.</p> <p>The normal ECC generation takes place in the RAM controller, but then the polarity of the bit position defined by ERRBIT and the overall odd parity bit are inverted to introduce a 2-bit ECC error in the RAM.</p> <p>After this bit has been enabled to generate a single 2-bit error, it must be cleared before being set again to properly re-enable the error generation logic.</p>

Table 23-12. EEGR field descriptions (continued)

Field	Description
ERRBIT	<p>Error Bit Position. The vector defines the bit position that is complemented to create the data inversion on the write operation. For the creation of 2-bit data inversions, the bit specified by this field plus the odd parity bit of the ECC code are inverted.</p> <p>The platform RAM controller follows a vector bit ordering scheme where LSB = 0. Errors in the ECC syndrome bits can be generated by setting this field to a value greater than the RAM width. For example, consider a 64-bit RAM implementation. The following association between the ERRBIT field and the corrupted memory bit is defined:</p> <p style="padding-left: 40px;">if ERRBIT = 0, then RAM[0] is inverted. if ERRBIT = 1, then RAM[1] is inverted. ...</p> <p style="padding-left: 40px;">if ERRBIT = 63, then RAM[63] is inverted. if ERRBIT = 64, then ECC Parity[0] is inverted. if ERRBIT = 65, then ECC Parity[1] is inverted. ...</p> <p style="padding-left: 40px;">if ERRBIT = 70, then ECC Parity[6] is inverted. if ERRBIT = 71, then ECC Parity[7] of the even bank is inverted.</p> <p>For ERRBIT values between 72 and 98, no bit position is inverted. To accommodate address bus inversions, the ERRBIT values start at 99 as defined:</p> <p style="padding-left: 40px;">if ERRBIT = 99, then ADDR[3] is inverted. if ERRBIT = 100, then ADDR[4] is inverted. ...</p> <p style="padding-left: 40px;">if ERRBIT = 126, then ADDR[30] is inverted. if ERRBIT = 127, then ADDR[31] is inverted.</p>

Inversions of the address bus must be configured as non-correctable for the inversion to properly function. Address bus inversions defined as 1-bit inversions are ignored.

If an attempt to force a non-correctable inversion (by asserting EEGR[FRCNCI] or EEGR[FRC1NCI]) and EEGR[ERRBIT] equals 64, then no data inversion is generated.

The only allowable values for the four control bit enables {FR11BI, FRC1BI, FRCNCI, FR1NCI} are {0,0,0,0}, {1,0,0,0}, {0,1,0,0}, {0,0,1,0} and {0,0,0,1}. All other values result in unpredictable operations.

23.3.3.4 Flash ECC Address Register (FEAR)

The FEAR is a 32-bit register for capturing the address of the last properly enabled ECC event in the flash memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the flash causes the address, attributes and data associated with the access to be loaded into the FEAR, FEMR, FEAT and FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-10](#) and [Table 23-13](#) for the Flash ECC Address Register definition.




Figure 23-10. Flash ECC Address Register (FEAR)

NOTES:
¹ Value is undefined at reset.

Table 23-13. FEAR field descriptions

Field	Description
FEAR[0:31]	Flash ECC Address Register This 32-bit bitfield contains the faulting access address of the last, properly enabled flash ECC event.

23.3.3.5 Flash ECC Master Number Register (FEMR)

The Flash ECC Master Number Register (FEMR) is an 8-bit register for capturing the XBAR bus master number of the last properly enabled ECC event in the flash memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the flash causes the address, attributes and data associated with the access to be loaded into the FEAR, FEMR, FEAT and FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-11](#) and [Table 23-14](#) for the FEMR definition.




Figure 23-11. Flash ECC Master Number Register (FEMR)

NOTES:
¹ Value is undefined at reset.

Table 23-14. FEMR field descriptions

Field	Description
FEMR[0:3]	Flash ECC Master Number Register This bitfield contains the XBAR bus master number of the faulting access of the last properly enabled flash ECC event. 0000 z7d_0 core complex (LSM and DPM) z7d_1 core complex (LSM only) 0001 z7d_1 core complex (DPM only) 0010 DMA_0 (LSM and DPM) DMA_1 (LSM only) 0011 FlexRay (LSM and DPM) 0100 FEC (LSM and DPM) 0101 PDI (LSM and DPM) 0110 DMA_1 (DPM only) 0111 Reserved 1000 z7d_0 core Nexus (LSM and DPM) z7d_1 core Nexus (LSM only) 1001 z7d_1 core Nexus (DPM only)

23.3.3.6 Flash ECC Attributes (FEAT) register

The Flash ECC Attributes (FEAT) register is an 8-bit register for capturing the XBAR bus master attributes of the last properly enabled ECC event in the flash memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the flash causes the address, attributes, and data associated with the access to be loaded into the FEAR, FEMR, FEAT, and FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-12](#) and [Table 23-15](#) for the FEAT definition.




Figure 23-12. Flash ECC Attributes (FEAT) Register

NOTES:

¹ Value is undefined at reset.

Table 23-15. FEAT field descriptions

Field	Description
Write	AMBA-AHB HWRITE 0 AMBA-AHB read access. 1 AMBA-AHB write access.
Size[0:2]	AMBA-AHB HSIZE[0:2] 000 8-bit AMBA-AHB access. 001 16-bit AMBA-AHB access. 010 32-bit AMBA-AHB access. 1xx Reserved.

Table 23-15. FEAT field descriptions (continued)

Field	Description
Protection[0:3]	AMBA-AHB HPROT[0:3] Protection[3]: Cacheable 0 Non-cacheable 1 Cacheable Protection[2]: Bufferable 0 Non-bufferable 1 Bufferable Protection[1]: Mode 0 User mode 1 Supervisor mode Protection[0]: Type 0 I-Fetch 1 Data

23.3.3.7 Flash ECC Data Register High/Low (FEDRH/L)

The Flash ECC Data Register High/Low (FEDRH/L) is a pair of 32-bit registers that capture the data associated with the last properly enabled ECC event in the flash memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the flash causes the address, attributes, and data associated with the access to be loaded into the FEAR, FEMR, FEAT, and FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register (ESR) to be asserted.

The data captured on a multi-bit non-correctable ECC error is undefined.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-13](#) and [Table 23-16](#) for the FEDR definition.




Figure 23-13. Flash ECC Data Register High/Low (FEDRH/L)

NOTES:
¹ Value is undefined at reset.

Table 23-16. FEDRH/L field descriptions

Field	Description
FEDR[0:31]	Flash ECC Data Register This bitfield contains the data associated with the faulting access of the last properly enabled flash ECC event. The register contains the data value taken directly from the data bus.

23.3.3.8 RAM ECC Address Register (REAR)

The RAM ECC Address Register (REAR) is a 32-bit register for capturing the address of the last properly enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the RAM causes the address, attributes and data associated with the access to be loaded into the REAR, RESR, REMR, REAT and REDR registers, and the appropriate flag (RIBC or RNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-14](#) and [Table 23-17](#) for the REAR definition.




Figure 23-14. RAM ECC Address Register (REAR)

NOTES:

¹ Value is undefined at reset.

Table 23-17. REAR field descriptions

Field	Description
REAR[0:31]	RAM ECC Address Register. This bitfield contains the faulting access address of the last properly enabled RAM ECC event.

23.3.3.9 RAM ECC Syndrome Register (RESR)

The RAM ECC Syndrome Register (RESR) is an 8-bit register for capturing the error syndrome of the last properly enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the RAM causes the address, attributes, and data associated with the access to be loaded into the REAR, RESR, REMR, REAT, and REDR registers, and the appropriate flag (RIBC or RNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-15](#) and [Table 23-18](#) for the RESR definition.




Figure 23-15. RAM ECC Syndrome Register (RESR)

NOTES:

¹ Value is undefined at reset.

Table 23-18. RESR field descriptions

Field	Description
RESR[0:7]	<p>RAM ECC Syndrome Register</p> <p>This 8-bit syndrome field includes optimized syndrome encoding for the entire 72-bit (64-bit data + 8 bit ECC) code word of each bank for single-bit errors. Syndrome values for non-correctable errors are not defined.</p> <p>For correctable single-bit errors, the mapping shown in Table 23-19 associates the 8 bits of the syndrome with the data or ECC bit in error.</p>

Table 23-19. RAM Syndrome Mapping for Single-Bit Correctable Errors

PRESR[7:0]	Data Bit in Error	PRESR[7:0]	Data Bit in Error	PRESR[7:0]	Data Bit in Error
0x00	No Error	0x34	DATA[41]	0x8A	DATA[14]
0x01	ECC[0]	0x37	DATA[24]	0x8C	DATA[7]
0x02	ECC[1]	0x38	DATA[29]	0x91	DATA[33]
0x04	ECC[2]	0x40	ECC[6]	0x92	DATA[44]
0x07	DATA[42]	0x43	DATA[1]	0x94	DATA[21]
0x08	ECC[3]	0x45	DATA[49]	0x98	DATA[37]
0x0B	DATA[13]	0x46	DATA[32]	0x9E	DATA[2]
0x0D	DATA[26]	0x49	DATA[36]	0xA1	DATA[8]
0x0E	DATA[12]	0x4A	DATA[6]	0xA2	DATA[58]
0x10	ECC[4]	0x4C	DATA[5]	0xA4	DATA[25]
0x13	DATA[50]	0x51	DATA[60]	0xA7	DATA[46]
0x15	DATA[4]	0x52	DATA[48]	0xA	DATA[45]
0x16	DATA[22]	0x54	DATA[47]	0xB0	DATA[55]
0x19	DATA[16]	0x58	DATA[31]	0xC1	DATA[0]
0x1A	DATA[17]	0x61	DATA[35]	0xC2	DATA[62]
0x1C	DATA[57]	0x62	DATA[52]	0xC4	DATA[27]
0x20	ECC[5]	0x64	DATA[23]	0xC8	DATA[43]
0x23	DATA[54]	0x68	DATA[39]	0xD0	DATA[63]
0x25	DATA[10]	0x70	DATA[53]	0xD9	DATA[9]
0x26	DATA[18]	0x75	DATA[28]	0xE0	DATA[59]
0x29	DATA[20]	0x80	ECC[7]	0xEA	DATA[19]
0x2A	DATA[15]	0x83	DATA[3]	0xF8	DATA[11]
0x2C	DATA[61]	0x85	DATA[51]	Others	Multiple bit error

Table 23-19. RAM Syndrome Mapping for Single-Bit Correctable Errors (continued)

PRESR[7:0]	Data Bit in Error	PRESR[7:0]	Data Bit in Error	PRESR[7:0]	Data Bit in Error
0x31	DATA[56]	0x86	DATA[34]		
0x32	DATA[40]	0x89	DATA[38]		

23.3.3.10 RAM ECC Master Number Register (REMR)

The RAM ECC Master Number Register (REMR) is an 8-bit register for capturing the XBAR bus master number of the last properly enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the RAM causes the address, attributes and data associated with the access to be loaded into the REAR, RESR, REMR, REAT and REDR registers, and the appropriate flag (R1BC or RNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-16](#) and [Table 23-20](#) for the REMR definition.




Figure 23-16. RAM ECC Master Number Register (REMR)

NOTES:

¹ Value is undefined at reset.

Table 23-20. REMR field descriptions

Field	Description
REMR[0:3]	RAM ECC Master Number Register This bitfield contains the XBAR bus master number of the faulting access of the last correctly enabled RAM ECC event. Logical master IDs are defined in Table 9-1 .

23.3.3.11 RAM ECC Attributes (REAT) register

The RAM ECC Attributes (REAT) register is an 8-bit register for capturing the XBAR bus master attributes of the last properly enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the RAM causes the address, attributes and data associated with the access to be loaded into the REAR, RESR, REMR, REAT and REDR registers, and the appropriate flag (R1BC or RNCE) in the ECC Status Register (ESR) to be asserted.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-17](#) and [Table 23-21](#) for the REAT register definition.

Address: Base + 0x0067

Access: User read-only




Figure 23-17. RAM ECC Attributes (REAT) Register

NOTES:

¹ Value is undefined at reset.

Table 23-21. REAT field descriptions

Field	Description
Write	AMBA-AHB HWRITE 0 AMBA-AHB read access. 1 AMBA-AHB write access.
Size[0:2]	AMBA-AHB HSIZE[0:2] 000 8-bit AMBA-AHB access 001 16-bit AMBA-AHB access 010 32-bit AMBA-AHB access 1xx Reserved
Protection[0:3]	AMBA-AHB HPROT[0:3] Protection[3]: Cacheable 0 Non-cacheable 1 Cacheable Protection[2]: Bufferable 0 Non-bufferable 1 Bufferable Protection[1]: Mode 0 User mode 1 Supervisor mode Protection[0]: Type 0 I-Fetch 1 Data

23.3.3.12 RAM ECC Data Register High/Low (REDRH/L)

The RAM ECC Data Register High/Low (REDRH/L) is a pair of 32-bit registers that capture the data associated with the last properly enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register (ECR), an ECC event in the RAM causes the address, attributes and data associated with the access to be loaded into the REAR, RESR, REMR, REAT and REDR registers, and the appropriate flag (RIBC or RNCE) in the ECC Status Register (ESR) to be asserted.

The data captured on a multi-bit non-correctable ECC error is undefined.

This register can only be read from the IPS programming model; any attempted write is ignored. See [Figure 23-18](#) and [Table 23-22](#) for the REDR definition.

Address: Base + 0x0068 (REDRH) Access: User read-only
 Base + 0x006C (REDRL)




Figure 23-18. RAM ECC Data Register High/Low (REDR)

NOTES:

¹ Value is undefined at reset.

Table 23-22. REDRH/L field descriptions

Field	Description
REDR[0:31]	RAM ECC Data Register This bitfield contains the data associated with the faulting access of the last properly enabled RAM ECC event. The register contains the data value taken directly from the data bus.

Chapter 24

Enhanced Motor Control Timer (eTimer)

24.1 Introduction

24.1.1 Overview

The PXS30 device provides three eTimer modules: eTimer_0, eTimer_1, and eTimer_2. Each eTimer module contains six identical counter/timer channels. Each 16-bit counter/timer channel contains a prescaler, a counter, a load register, a hold register, two queued capture registers, two compare registers, two compare preload registers, and four control registers. In addition, eTimer_0 provides an additional watchdog timer function.

NOTE

This document uses the terms “Timer” and “Counter” interchangeably because the counter/timers may perform either or both tasks.

The Load register provides the initialization value to the counter when the counter’s terminal value has been reached. For true modulo counting, the counter can also be initialized by the CMPLD1 or CMPLD2 registers.

The Hold register captures the counter’s value when other counters are being read. This feature supports the reading of cascaded counters coherently.

The Capture registers enable an external signal to take a “snap shot” of the counter’s current value.

The COMP1 and COMP2 registers provide the values to which the counter is compared. If a match occurs, the OFLAG signal can be set, cleared, or toggled. At match time, an interrupt is generated if enabled, and the new compare value is loaded into the COMP1 or COMP2 registers from CMPLD1 and CMPLD2 if enabled.

The Prescaler provides different time bases useful for clocking the counter/timer.

The Counter provides the ability to count internal or external events.

Within the eTimer module (set of six timer/counter channels) the input pins are shareable.

24.1.2 Features

The eTimer module design includes these features:

- Six 16-bit counters/timers
- Count up/down
- Counters are cascadable
- Enhanced programmable up/down modulo counting
- Max count rate equals peripheral clock/2 for external clocks
- Max count rate equals peripheral clock for internal clocks

- Count once or repeatedly
- Counters are preloadable
- Compare registers are preloadable
- Counters can share available input pins
- Separate prescaler for each counter
- Each counter has capture and compare capability
- Continuous and single shot capture for enhanced speed measurement
- DMA support of capture registers and compare registers
- 32-bit watchdog capability to detect stalled quadrature counting
- OFLAG comparison for safety critical applications
- Programmable operation during debug mode and stop mode
- Programmable input filter
- Counting start can be synchronized across counters

24.1.3 Module block diagram

The eTimer block diagram is shown in [Figure 24-1](#).




Figure 24-1. eTimer block diagram

24.1.4 Channel block diagram

Each of the timer/counter channels within the eTimer are shown in [Figure 24-2](#).




Figure 24-2. eTimer channel block diagram

24.2 External signal descriptions

The eTimer module has 6 external signals that can be used either as inputs or outputs. In addition, 4 auxiliary inputs are available. The eTimer also interfaces to the peripheral bus.

24.2.1 TIO[5:0]—Timer Input/Outputs

These pins can be independently configured to be either timer input sources or output flags.

24.2.2 TAI[3:0]—Timer Auxiliary Inputs

These pins act as alternate input choices for the timer channels.

24.3 Memory map and registers

Table 24-1 shows the base addresses for the eTimer modules. Addresses are the same for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). Table 24-2 shows the memory map for the eTimer program-visible registers.

Table 24-1. eTimer module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	eTimer_0	0xFFE1_8000
	eTimer_1	0xFFE1_C000
	eTimer_2	0xFFE2_0000

24.3.1 Module memory map

Table 24-2. eTimer memory map

Offset from ETIMER_BASE	Register	Access ¹	Reset Value ²	Location
Channel 0				
0x0000	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0002	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0004	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0006	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0008	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x000A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x000C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x000E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0010	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0012	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0014	Status Register (STS)	R/W	0x0000	on page 24-18
0x0016	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0018	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x001A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x001C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x001E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 1				
0x0020	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0022	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0024	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0026	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0028	Load Register (LOAD)	R/W	0x0000	on page 24-11

Table 24-2. eTimer memory map (continued)

Offset from ETIMER_BASE	Register	Access ¹	Reset Value ²	Location
0x002A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x002C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x002E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0030	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0032	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0034	Status Register (STS)	R/W	0x0000	on page 24-18
0x0036	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0038	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x003A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x003C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x003E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 2				
0x0040	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0042	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0044	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0046	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0048	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x004A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x004C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x004E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0050	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0052	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0054	Status Register (STS)	R/W	0x0000	on page 24-18
0x0056	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0058	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x005A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x005C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x005E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 3				
0x0060	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0062	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0064	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10

Table 24-2. eTimer memory map (continued)

Offset from ETIMER_BASE	Register	Access ¹	Reset Value ²	Location
0x0066	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0068	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x006A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x006C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x006E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0070	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0072	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0074	Status Register (STS)	R/W	0x0000	on page 24-18
0x0076	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0078	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x007A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x007C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x007E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 4				
0x0080	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0082	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0084	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0086	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0088	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x008A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x008C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x008E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0090	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0092	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0094	Status Register (STS)	R/W	0x0000	on page 24-18
0x0096	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0098	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x009A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x009C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x009E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 5				
0x00A0	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9

Table 24-2. eTimer memory map (continued)

Offset from ETIMER_BASE	Register	Access ¹	Reset Value ²	Location
0x00A2	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x00A4	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x00A6	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x00A8	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x00AA	Hold Register (HOLD)	R	0x0000	on page 24-11
0x00AC	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x00AE	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x00B0	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x00B2	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x00B4	Status Register (STS)	R/W	0x0000	on page 24-18
0x00B6	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x00B8	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x00BA	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x00BC	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x00BE	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
0x00C0–0x00FF	Reserved			
Watchdog Registers³				
0x0100	Watchdog Time-out Low Register (WDTOL)	R/W	0x0000	on page 24-24
0x0102	Watchdog Time-out High Register (WDTOH)	R/W	0x0000	on page 24-24
0x0104–0x10B	Reserved			
0x010C	Channel Enable Register (ENBL)	R/W	0x003F	on page 24-25
0x010E–0x10F	Reserved			
0x0110	DMA Request 0 Select Register (DREQ0)	R/W	0x0000	on page 24-25
0x0112	DMA Request 1 Select Register (DREQ1)	R/W	0x0000	on page 24-25
0x0114–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ Watchdog timer is implemented on eTimer_0 only. On eTimer_1 and eTimer_2, this register space is reserved.

24.3.2 Register descriptions

The address of a register is the sum of a base address and an address offset. The base address is defined at the chip level and the address offset is defined at the module level. There are a set of registers for each timer channel, a set for the watchdog timer on eTimer0, and a set of configuration registers.

24.3.3 Timer channel registers

These registers are repeated for each timer channel. The base address of channel 0 is the same as the base address of the eTimer module as a whole. The base address of channel 1 is 0x20. This is the base address of the eTimer module plus an offset based on the number of bytes of registers in a timer channel. The base address of each subsequent timer channel is equal to the base address of the previous channel plus this same offset of 0x20.

24.3.3.1 Compare Register 1 (COMP1)

The read/write Compare Register 1 (COMP1) stores the value used for comparison with the counter value. This register is not byte-accessible. More explanation on the use of COMP1 can be found in [Section 24.4.2.12.1, Usage of Compare registers](#).




Figure 24-3. Compare Register 1 (COMP1)

Table 24-3. COMP1 field descriptions

Field	Description
COMP1[15:0]	Value used for comparison with the counter value.

24.3.3.2 Compare Register 2 (COMP2)

The read/write Compare Register 2 (COMP2) stores the value used for comparison with the counter value. This register is not byte-accessible. More explanation on the use of COMP2 can be found in [Section 24.4.2.12.1, Usage of Compare registers](#).



Figure 24-4. Compare Register 2 (COMP2)

Table 24-4. COMP2 field descriptions

Field	Description
COMP2[15:0]	Value used for comparison with the counter value.

24.3.3.3 Capture Register 1 (CAPT1)

The read-only Capture Register 1 (CAPT1) stores the value captured from the counter. Exactly when a capture occurs is defined by the CPT1MODE bits. This is actually a two-deep FIFO and not a single register. Once the CAPT1 FIFO is full, new data is discarded until the register has been emptied.

This register is not byte-accessible.




Figure 24-5. Capture Register 1 (CAPT1)

Table 24-5. CAPT1 field descriptions

Field	Description
CAPT1[15:0]	Value captured from the counter.

24.3.3.4 Capture Register 2 (CAPT2)

The read-only Capture Register 2 (CAPT2) stores the value captured from the counter. Exactly when a capture occurs is defined by the CPT2MODE bits. This is actually a two-deep FIFO and not a single register. Once the CAPT2 FIFO is full, new data is discarded until the register has been emptied.

This register is not byte-accessible.

Address: Base + 0x0006 (Channel 0: CAPT2) Base + 0x0066 (Channel 3: CAPT2)
 Base + 0x0026 (Channel 1: CAPT2) Base + 0x0086 (Channel 4: CAPT2)
 Base + 0x0046 (Channel 2: CAPT2) Base + 0x00A6 (Channel 5: CAPT2) Access: User read/write




Figure 24-6. Capture Register 2 (CAPT2)

Table 24-6. CAPT2 field descriptions

Field	Description
CAPT2[15:0]	Value captured from the counter.

24.3.3.5 Load Register (LOAD)

The read/write Load Register (LOAD) stores the value used to initialize the counter. This register is not byte-accessible.

Address: Base + 0x0008 (Channel 0: LOAD) Base + 0x0068 (Channel 3: LOAD)
 Base + 0x0028 (Channel 1: LOAD) Base + 0x0088 (Channel 4: LOAD)
 Base + 0x0048 (Channel 2: LOAD) Base + 0x00A8 (Channel 5: LOAD) Access: User read/write




Figure 24-7. Load Register (LOAD)

Table 24-7. LOAD field descriptions

Field	Description
LOAD[15:0]	Value used to initialize the counter.

24.3.3.6 Hold Register (HOLD)

The read-only Hold Register (HOLD) stores the counter's value whenever any of the other counters within a module are read. This supports coherent reading of cascaded counters.

Address: Base + 0x000A (Channel 0: HOLD) Base + 0x006A (Channel 3: HOLD)
 Base + 0x002A (Channel 1: HOLD) Base + 0x008A (Channel 4: HOLD)
 Base + 0x004A (Channel 2: HOLD) Base + 0x00AA (Channel 5: HOLD) Access: User read/write




Figure 24-8. Hold Register (HOLD)

Table 24-8. HOLD field descriptions

Field	Description
HOLD[15:0]	Stores the counter's value whenever any of the other counters within a module are read.

24.3.3.7 Counter Register (CNTR)

The read/write Counter Register (CNTR) is the counter for this channel of the timer module. This register is not byte-accessible.

Address: Base + 0x000C (Channel 0: CNTR) Base + 0x006C (Channel 3: CNTR)
 Base + 0x002C (Channel 1: CNTR) Base + 0x008C (Channel 4: CNTR)
 Base + 0x004C (Channel 2: CNTR) Base + 0x00AC (Channel 5: CNTR) Access: User read/write




Figure 24-9. Counter Register (CNTR)

Table 24-9. CNTR field descriptions

Field	Description
CNTR[15:0]	Counter for this channel of the timer module.

24.3.3.8 Control Register 1 (CTRL1)

Address: Base + 0x000E (Channel 0: CTRL1) Base + 0x006E (Channel 3: CTRL1)
 Base + 0x002E (Channel 1: CTRL1) Base + 0x008E (Channel 4: CTRL1)
 Base + 0x004E (Channel 2: CTRL1) Base + 0x00AE (Channel 5: CTRL1) Access: User read/write




Figure 24-10. Control Register 1 (CTRL1)

Table 24-10. CTRL1 field descriptions

Field	Description
CNTMODE	Count Mode. These bits control the basic counting and behavior of the counter. 000 No Operation. 001 Count rising edges of primary source. Rising edges counted only when PIPS = 0. Falling edges counted when PIPS = 1. If primary count source is IP bus clock, only rising edges are counted regardless of PIPS value. 010 Count rising and falling edges of primary source. IP Bus clock divide-by-1 cannot be used as a primary count source in edge count mode. 011 Count rising edges of primary source while secondary input high active. 100 Quadrature count mode, uses primary and secondary sources. 101 Count primary source rising edges, secondary source specifies direction (1 = minus). Rising edges counted only when PIPS = 0. Falling edges counted when PIPS = 1. 110 Edge of secondary source triggers primary count till compare 111 Cascaded counter mode, up/down. Primary count source must be set to one of the counter outputs.

Table 24-10. CTRL1 field descriptions (continued)

Field	Description			
PRISRC	Primary Count Source. These bits select the primary count source.			
	PRISRC	Meaning	PRISRC	Meaning
	00000	Counter #0 input pin	10000	Counter #0 output
	00001	Counter #1 input pin	10001	Counter #1 output
	00010	Counter #2 input pin	10010	Counter #2 output
	00011	Counter #3 input pin	10011	Counter #3 output
	00100	Counter #4 input pin	10100	Counter #4 output
	00101	Counter #5 input pin	10101	Counter #5 output
	00110	Reserved	10110	Reserved
	00111	Reserved	10111	Reserved
	01000	Auxiliary input #0 pin	11000	IP Bus clock divide by 1 prescaler
	01001	Auxiliary input #1 pin	11001	IP Bus clock divide by 2 prescaler
	01010	Auxiliary input #2 pin	11010	IP Bus clock divide by 4 prescaler
	01011	Auxiliary input #3 pin	11011	IP Bus clock divide by 8 prescaler
	01100	Reserved	11100	IP Bus clock divide by 16 prescaler
	01101	Reserved	11101	IP Bus clock divide by 32 prescaler
	01110	Reserved	11110	IP Bus clock divide by 64 prescaler
01111	Reserved	11111	IP Bus clock divide by 128 prescaler	
Note: A timer selecting its own output as its primary count source is not a legal choice. The result is no counting.				
ONCE	Count Once. This bit selects continuous or one-shot counting mode. 0 Count repeatedly. 1 Count until compare and then stop. When output mode 0x4 is used, the counter re-initializes after reaching the COMP1 value and continues to count to the COMP2 value then stops.			
LENGTH	Count Length. This bit determines whether the counter counts to the compare value and then re-initializes itself to the value specified in the LOAD, CMPLD1, or CMPLD2 registers, or the counter continues counting past the compare value, to the binary roll over. 0 Continue counting to roll over. 1 Count until compare, then reinitialize. The value that the counter is reinitialized with depends on the settings of CLC1 and CLC2. If neither of these indicates the counter is to be loaded from one of the CMPLD registers, then the LOAD register reinitializes the counter upon matching either COMP register. If one of CLC1 or CLC2 indicates that the counter is to be loaded from one of the CMPLD registers, then the counter reinitializes to the value in the appropriate CMPLD register upon a match with the appropriate COMP register. If both of the CLC1 and CLC2 fields indicate that the counter is to be loaded from the CMPLD registers, then CMPLD1 has priority if both compares happen at the same value. When output mode 0x4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until COMP1 value is reached, re-initializes, then counts until COMP2 value is reached, re-initializes, then counts until COMP1 value is reached, etc.			

Table 24-10. CTRL1 field descriptions (continued)

Field	Description																																																								
DIR	Count Direction. This bit selects either the normal count direction <i>up</i> , or the reverse direction, <i>down</i> . 0 Count up. 1 Count down.																																																								
SECSRC	<p>Secondary Count Source. These bits identify the source to be used as a count command or timer command. The selected input can trigger the timer to capture the current value of the CNTR register. The selected input can also be used to specify the count direction. The polarity of the signal can be inverted by the SIPS bit of the CTRL2 register.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning</th> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>Counter #0 input pin</td> <td>01101</td> <td>Reserved</td> </tr> <tr> <td>00001</td> <td>Counter #1 input pin</td> <td>01110</td> <td>Reserved</td> </tr> <tr> <td>00010</td> <td>Counter #2 input pin</td> <td>01111</td> <td>Reserved</td> </tr> <tr> <td>00011</td> <td>Counter #3 input pin</td> <td>10000</td> <td>Counter #0 output</td> </tr> <tr> <td>00100</td> <td>Counter #4 input pin</td> <td>10001</td> <td>Counter #1 output</td> </tr> <tr> <td>00101</td> <td>Counter #5 input pin</td> <td>10010</td> <td>Counter #2 output</td> </tr> <tr> <td>00110</td> <td>Reserved</td> <td>10011</td> <td>Counter #3 output</td> </tr> <tr> <td>00111</td> <td>Reserved</td> <td>10100</td> <td>Counter #4 output</td> </tr> <tr> <td>01000</td> <td>Auxiliary input #0 pin</td> <td>10101</td> <td>Counter #5 output</td> </tr> <tr> <td>01001</td> <td>Auxiliary input #1 pin</td> <td>10110</td> <td>Reserved</td> </tr> <tr> <td>01010</td> <td>Auxiliary input #2 pin</td> <td>10111</td> <td>Reserved</td> </tr> <tr> <td>01011</td> <td>Auxiliary input #3 pin</td> <td>11000–11111</td> <td>Reserved</td> </tr> <tr> <td>01100</td> <td>Reserved</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Meaning	Value	Meaning	00000	Counter #0 input pin	01101	Reserved	00001	Counter #1 input pin	01110	Reserved	00010	Counter #2 input pin	01111	Reserved	00011	Counter #3 input pin	10000	Counter #0 output	00100	Counter #4 input pin	10001	Counter #1 output	00101	Counter #5 input pin	10010	Counter #2 output	00110	Reserved	10011	Counter #3 output	00111	Reserved	10100	Counter #4 output	01000	Auxiliary input #0 pin	10101	Counter #5 output	01001	Auxiliary input #1 pin	10110	Reserved	01010	Auxiliary input #2 pin	10111	Reserved	01011	Auxiliary input #3 pin	11000–11111	Reserved	01100	Reserved		
Value	Meaning	Value	Meaning																																																						
00000	Counter #0 input pin	01101	Reserved																																																						
00001	Counter #1 input pin	01110	Reserved																																																						
00010	Counter #2 input pin	01111	Reserved																																																						
00011	Counter #3 input pin	10000	Counter #0 output																																																						
00100	Counter #4 input pin	10001	Counter #1 output																																																						
00101	Counter #5 input pin	10010	Counter #2 output																																																						
00110	Reserved	10011	Counter #3 output																																																						
00111	Reserved	10100	Counter #4 output																																																						
01000	Auxiliary input #0 pin	10101	Counter #5 output																																																						
01001	Auxiliary input #1 pin	10110	Reserved																																																						
01010	Auxiliary input #2 pin	10111	Reserved																																																						
01011	Auxiliary input #3 pin	11000–11111	Reserved																																																						
01100	Reserved																																																								

24.3.3.9 Control Register 2 (CTRL2)

Address: Base + 0x0010 (Channel 0: CTRL2) Base + 0x0070 (Channel 3: CTRL2)
 Base + 0x0030 (Channel 1: CTRL2) Base + 0x0090 (Channel 4: CTRL2)
 Base + 0x0050 (Channel 2: CTRL2) Base + 0x00B0 (Channel 5: CTRL2) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R			IN PUT	VAL	0	COF RC	COINIT	SIPS	PIPS	OPS	MS TR	OUTMODE[3:0]				
W	OEN	RDN T			FOR CE											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-11. Control Register 2 (CTRL2)

Table 24-11. CTRL2 field descriptions

Field	Description
OEN	Output Enable. This bit determines the direction of the external pin. 0 The external pin is configured as an input. 1 OFLAG output signal is driven on the external pin. Other timer channels using this external pin as their input see the driven value. The polarity of the signal is determined by the OPS bit.
RDNT	Redundant Channel Enable. This bit enables redundant channel checking between adjacent channels (0 and 1, 2 and 3, 4 and 5). When this bit is cleared, the RCF bit in this channel cannot be set. When this bit is set, the RCF bit is set by a miscompare between the OFLAG of this channel and the OFLAG of its redundant adjacent channel, which causes the output of this channel to go inactive (logic 0 prior to consideration of the OPS bit). 0 Disable redundant channel checking. 1 Enable redundant channel checking.
INPUT	External input signal. This read-only bit reflects the current state of the signal selected via SECSRC after application of the SIPS bit and filtering.
VAL	Forced OFLAG Value. This bit determines the value of the OFLAG output signal when a software triggered FORCE command occurs.
FORCE	Force the OFLAG output. This write-only bit forces the current value of the VAL bit to be written to the OFLAG output. This bit always reads as a zero. The VAL and FORCE bits can be written simultaneously in a single write operation. Write to the FORCE bit only if OUTMODE is 0000 (software controlled). Setting this bit while the OUTMODE is a different value may yield unpredictable results.
COFRC	Co-channel OFLAG Force. This bit enables the compare from another channel within the module to force the state of this counter's OFLAG output signal. 0 Other channels cannot force the OFLAG of this channel. 1 Other channels may force the OFLAG of this channel.
COINIT	Co-channel Initialization. These bits enable another channel within the module to force the re-initialization of this channel when the other channel has an active compare event. 00 Other channels cannot force re-initialization of this channel. 01 Other channels may force a re-initialization of this channel's counter using the LOAD reg. 10 Other channels may force a re-initialization of this channel's counter with the CMPLD2 reg when this channel is counting down or the CMPLD1 reg when this channel is counting up. 11 Reserved.
SIPS	Secondary Source Input Polarity Select. This bit inverts the polarity of the signal selected by the SECSRC bits. 0 True polarity. 1 Inverted polarity.
PIPS	Primary Source Input Polarity Select. This bit inverts the polarity of the signal selected by the PRISRC bits. This only applies if the signal selected by PRISRC is not the prescaled IP Bus clock. 0 True polarity. 1 Inverted polarity.
OPS	Output Polarity Select. This bit inverts the OFLAG output signal polarity. 0 True polarity. 1 Inverted polarity.
MSTR	Master Mode. This bit enables the compare function's output to be broadcasted to the other channels in the module. The compare signal then can be used to reinitialize the other counters and/or force their OFLAG signal outputs. 0 Disable broadcast of compare events from this channel. 1 Enable broadcast of compare events from this channel.

Table 24-11. CTRL2 field descriptions (continued)

Field	Description
OUTMODE	Output Mode. These bits determine the mode of operation for the OFLAG output signal. 0000 Software controlled. 0001 Clear OFLAG output on successful compare (COMP1 or COMP2). 0010 Set OFLAG output on successful compare (COMP1 or COMP2). 0011 Toggle OFLAG output on successful compare (COMP1 or COMP2). 0100 Toggle OFLAG output using alternating compare registers. 0101 Set on compare with COMP1, cleared on secondary source input edge. 0110 Set on compare with COMP2, cleared on secondary source input edge. 0111 Set on compare, cleared on counter roll-over. 1000 Set on successful compare on COMP1, clear on successful compare on COMP2. 1001 Asserted while counter is active, cleared when counter is stopped. 1010 Asserted when counting up, cleared when counting down. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 Enable gated clock output while counter is active.

24.3.3.10 Control Register 3 (CTRL3)

Address: Base + 0x0012 (Channel 0: CTRL3) Base + 0x0072 (Channel 3: CTRL3)
 Base + 0x0032 (Channel 1: CTRL3) Base + 0x0092 (Channel 4: CTRL3)
 Base + 0x0052 (Channel 2: CTRL3) Base + 0x00B2 (Channel 5: CTRL3) Access: User read/write




Figure 24-12. Control Register 3 (CTRL3)

Table 24-12. CTRL3 field descriptions

Field	Description
STPEN	Stop Actions Enable. This bit allows the tri-stating of the timer output during stop mode. 0 Output enable is unaffected by stop mode. 1 Output enable is disabled during stop mode.
ROC	Reload on Capture. These bits enable the capture function to cause the counter to be reloaded from the LOAD register. 00 Do not reload the counter on a capture event. 01 Reload the counter on a capture 1 event. 10 Reload the counter on a capture 2 event. 11 Reload the counter on both a capture 1 event and a capture 2 event.
C2FCNT	CAPT2 FIFO Word Count. This field reflects the number of words in the CAPT2 FIFO.
C1FCNT	CAPT1 FIFO Word Count. This field reflects the number of words in the CAPT1 FIFO.

Table 24-12. CTRL3 field descriptions (continued)

Field	Description
DBGEN	<p>Debug Actions Enable. These bits allow the counter channel to perform certain actions in response to the chip entering debug mode.</p> <p>00 Continue with normal operation during debug mode (default).</p> <p>01 Halt channel counter during debug mode.</p> <p>10 Force OFLAG to logic 0 (prior to consideration of the OPS bit) during debug mode.</p> <p>11 Both halt counter and force OFLAG to 0 during debug mode.</p>

24.3.3.11 Status Register (STS)

Address: Base + 0x0014 (Channel 0: STS) Base + 0x0074 (Channel 3: STS)
 Base + 0x0034 (Channel 1: STS) Base + 0x0094 (Channel 4: STS)
 Base + 0x0054 (Channel 2: STS) Base + 0x00B4 (Channel 5: STS) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	WDF	RCF	ICF2	ICF1	IEHF	IELF	TOF	TCF 2	TCF 1	TCF
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-13. Status Register (STS)

Table 24-13. STS field descriptions

Field	Description
WDF ¹	Watchdog Time-out Flag. This bit is set when the watchdog times out by counting down to zero. The watchdog must be enabled for time-out to occur and channel 0 must be in quadrature decode count mode (CNTMODE = 100). This bit is cleared by writing a 1 to this bit position after either writing a non-zero value to WDTOL and/or WDTOH or exiting quadrature decode counting mode. This bit is only in channel 0.
RCF	Redundant Channel Flag. This bit is set when a miscompare is detected between this channel's OFLAG value and the OFLAG value of the corresponding redundant channel. Corresponding channels are grouped together in the following pairs: 0 and 1, 2 and 3, or 4 and 5. This bit can only be set if the RDNT bit is set. This bit is cleared by writing a 1 to this bit position. This bit is only in even channels (0, 2, and 4).
ICF2	Input Capture 2 Flag. This bit is set when an input capture event (as defined by CPT2MODE) occurs while the counter is enabled and the word count of the CAPT2 FIFO exceeds the value of the CFWM field. This bit is cleared by writing a one to this bit position if ICF2DE is clear (no DMA) or it is cleared automatically by the DMA access if ICF2DE is set (DMA).
ICF1	Input Capture 1 Flag. This bit is set when an input capture event (as defined by CPT1MODE) occurs while the counter is enabled and the word count of the CAPT1 FIFO exceeds the value of the CFWM field. This bit is cleared by writing a one to this bit position if ICF1DE is clear (no DMA) or it is cleared automatically by the DMA access if ICF1DE is set (DMA).
IEHF	Input Edge High Flag. This bit is set when a positive input transition occurs (on an input selected by SECSRC) while the counter is enabled. This bit is cleared by writing a one to this bit position.
IELF	Input Edge Low Flag. This bit is set when a negative input transition occurs (on an input selected by SECSRC) while the counter is enabled. This bit is cleared by writing a one to this bit position.

Table 24-13. STS field descriptions (continued)

Field	Description
TOF	Timer Overflow Flag. This bit is set when the counter rolls over its maximum value 0xFFFF or 0x0000 (depending on count direction). This bit is cleared by writing a one to this bit location.
TCF2	Timer Compare 2 Flag. This bit is set when a successful compare occurs with COMP2. This bit is cleared by writing a one to this bit location.
TCF1	Timer Compare 1 Flag. This bit is set when a successful compare occurs with COMP1. This bit is cleared by writing a one to this bit location.
TCF	Timer Compare Flag. This bit is set when a successful compare occurs. This bit is cleared by writing a one to this bit location.

NOTES:

¹ Watchdog timer is implemented on eTimer_0 only. On eTimer_1 and eTimer_2, this bit is reserved.

24.3.3.12 Interrupt and DMA Enable Register (INTDMA)

Address: Base + 0x0016 (Channel 0: INTDMA) Base + 0x0076 (Channel 3: INTDMA)
 Base + 0x0036 (Channel 1: INTDMA) Base + 0x0096 (Channel 4: INTDMA)
 Base + 0x0056 (Channel 2: INTDMA) Base + 0x00B6 (Channel 5: INTDMA) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ICF2	ICF1	CMP	CMP	0	0	WDF	RCF	ICF2	ICF1	IEHF	IELF	TOF	TCF	TCF	TCF
W	DE	DE	LD2	LD1			IE	IE	IE	IE	IE	IE	IE	2	1	IE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-14. Interrupt and DMA Enable Register (INTDMA)

Table 24-14. INTDMA field descriptions

Field	Description
ICF2DE	Input Capture 2 Flag DMA Enable. Setting this bit enables DMA read requests for CAPT2 when the ICF2 bit is set. Do not set both this bit and the ICF2IE bit.
ICF1DE	Input Capture 1 Flag DMA Enable. Setting this bit enables DMA read requests for CAPT1 when the ICF1 bit is set. Do not set both this bit and the ICF1IE bit.
CMPLD2DE	Comparator Load Register 2 Flag DMA Enable. Setting this bit enables DMA write requests to the CMPLD2 register whenever data is transferred out of the CMPLD2 reg into either the CNTR, COMP1, or COMP2 registers.
CMPLD1DE	Comparator Load Register 1 Flag DMA Enable. Setting this bit enables DMA write requests to the CMPLD1 register whenever data is transferred out of the CMPLD1 reg into the CNTR, COMP1, or COMP2 registers.
WDFIE ¹	Watchdog Flag Interrupt Enable. Setting this bit enables interrupts when the WDF bit is set. This bit is only in channel 0.
RCFIE	Redundant Channel Flag Interrupt Enable. Setting this bit enables interrupts when the RCF bit is set. This bit is only in even channels (0, 2, and 4).
ICF2IE	Input Capture 2 Flag Interrupt Enable. Setting this bit enables interrupts when the ICF2 bit is set. Do not set both this bit and the ICF2DE bit.

Table 24-14. INTDMA field descriptions (continued)

Field	Description
ICF1IE	Input Capture 1 Flag Interrupt Enable. Setting this bit enables interrupts when the ICF1 bit is set. Do not set both this bit and the ICF1DE bit.
IEHFIE	Input Edge High Flag Interrupt Enable. Setting this bit enables interrupts when the IEHF bit is set.
IELFIE	Input Edge Low Flag Interrupt Enable. Setting this bit enables interrupts when the IELF bit is set.
TOFIE	Timer Overflow Flag Interrupt Enable. Setting this bit enables interrupts when the TOF bit is set.
TCF2IE	Timer Compare 2 Flag Interrupt Enable. Setting this bit enables interrupts when the TCF2 bit is set.
TCF1IE	Timer Compare 1 Flag Interrupt Enable. Setting this bit enables interrupts when the TCF1 bit is set.
TCFIE	Timer Compare Flag Interrupt Enable. Setting this bit enables interrupts when the TCF bit is set.

NOTES:

¹ Watchdog timer is implemented on eTimer_0 only. On eTimer_1 and eTimer_2, this bit is reserved.

24.3.3.13 Comparator Load Register 1 (CMPLD1)

The read/write Comparator Load Register 1 (CMPLD1) is the preload value for the COMP1 register. This register can also be used to load into the CNTR register. This register is not byte-accessible. More information on the use of this register can be found in [Section 24.4.2.12.2, Usage of Compare Load registers](#).




Figure 24-15. Comparator Load 1 (CMPLD1)

Table 24-15. CMPLD1 field descriptions

Field	Description
CMPLD1[15:0]	Preload value for the COMP1 register.

24.3.3.14 Comparator Load Register 2 (CMPLD2)

The read/write Comparator Load Register 2 (CMPLD2) is the preload value for the COMP2 register. This register can also be used to load into the CNTR register. This register is not byte-accessible. More information on the use of this register can be found in [Section 24.4.2.12.2, Usage of Compare Load registers](#).

Address: Base + 0x001A (Channel 0: CMPLD2) Base + 0x007A (Channel 3: CMPLD2)
 Base + 0x003A (Channel 1: CMPLD2) Base + 0x009A (Channel 4: CMPLD2)
 Base + 0x005A (Channel 2: CMPLD2) Base + 0x00BA (Channel 5: CMPLD2) Access: User read/write




Figure 24-16. Comparator Load 2 (CMPLD2)

Table 24-16. CMPLD2 field descriptions

Field	Description
CMPLD2[15:0]	Preload value for the COMP2 register.

24.3.3.15 Compare and Capture Control Register (CCCTRL)

Address: Base + 0x001C (Channel 0: CCCTRL) Base + 0x007C (Channel 3: CCCTRL)
 Base + 0x003C (Channel 1: CCCTRL) Base + 0x009C (Channel 4: CCCTRL)
 Base + 0x005C (Channel 2: CCCTRL) Base + 0x00BC (Channel 5: CCCTRL) Access: User read/write




Figure 24-17. Compare and Capture Control Register (CCCTRL)

Table 24-17. CCCTRL field descriptions

Field	Description
CLC2	Compare Load Control 2. These bits control when COMP2 is preloaded. It also controls the loading of CNTR. 000 Never preload. 001 Reserved. 010 Load COMP2 with CMPLD1 upon successful compare with the value in COMP1. 011 Load COMP2 with CMPLD1 upon successful compare with the value in COMP2. 100 Load COMP2 with CMPLD2 upon successful compare with the value in COMP1. 101 Load COMP2 with CMPLD2 upon successful compare with the value in COMP2. 110 Load CNTR with CMPLD2 upon successful compare with the value in COMP1. 111 Load CNTR with CMPLD2 upon successful compare with the value in COMP2.

Table 24-17. CCCTRL field descriptions (continued)

Field	Description
CLC1	<p>Compare Load Control 1. These bits control when COMP1 is preloaded. It also controls the loading of CNTR.</p> <p>000 Never preload. 001 Reserved. 010 Load COMP1 with CMPLD1 upon successful compare with the value in COMP1. 011 Load COMP1 with CMPLD1 upon successful compare with the value in COMP2. 100 Load COMP1 with CMPLD2 upon successful compare with the value in COMP1. 101 Load COMP1 with CMPLD2 upon successful compare with the value in COMP2. 110 Load CNTR with CMPLD1 upon successful compare with the value in COMP1. 111 Load CNTR with CMPLD1 upon successful compare with the value in COMP2.</p>
CMPMODE	<p>Compare Mode. These bits control when the COMP1 and COMP2 registers are used in regards to the counting direction.</p> <p>00 COMP1 register is used when the counter is counting up. COMP2 register is used when the counter is counting up. 01 COMP1 register is used when the counter is counting down. COMP2 register is used when the counter is counting up. 10 COMP1 register is used when the counter is counting up. COMP2 register is used when the counter is counting down. 11 COMP1 register is used when the counter is counting down. COMP2 register is used when the counter is counting down.</p>
CPT2MODE	<p>Capture 2 Mode Control. These bits control the operation of the CAPT2 register as well as the operation of the ICF2 flag by defining which input edges cause a capture event. The input source is the secondary count source.</p> <p>00 Disabled. 01 Capture falling edges. 10 Capture rising edges. 11 Capture any edge.</p>
CPT1MODE	<p>Capture 1 Mode Control. These bits control the operation of the CAPT1 register as well as the operation of the ICF1 flag by defining which input edges cause a capture event. The input source is the secondary count source.</p> <p>00 Disabled. 01 Capture falling edges. 10 Capture rising edges. 11 Capture any edge.</p>
CFWM	<p>Capture FIFO Water Mark. This field represents the water mark level for the CAPT1 and CAPT2 FIFOs. The capture flags, ICF1 and ICF2, are not set until the word count of the corresponding FIFO is greater than this water mark level.</p>

Table 24-17. CCCTRL field descriptions (continued)

Field	Description
ONESHOT	<p>One-Shot Capture Mode. This bit selects between free-running and one-shot mode for the input capture circuitry.</p> <p>0 Free-running mode is selected. If both capture circuits are enabled, then capture circuit 1 is armed first after the ARM bit is set. Once a capture occurs, capture circuit 1 is disarmed and capture circuit 2 is armed. After capture circuit 2 performs a capture, it is disarmed and capture circuit 1 is re-armed. The process continues indefinitely. If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.</p> <p>1 One-shot mode is selected. If both capture circuits are enabled, then capture circuit 1 is armed first after the ARM bit is set. Once a capture occurs, capture circuit 1 is disarmed and capture circuit 2 is armed. After capture circuit 2 performs a capture, it is disarmed and the ARM bit is cleared. No further captures are performed until the ARM bit is set again. If only one of the capture circuits is enabled, then a single capture occurs on the enabled capture circuit and the ARM bit is then cleared.</p>
ARM	<p>Arm Capture. Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self cleared when in one-shot mode and the enabled capture circuit(s) has had a capture event(s).</p> <p>0 Input capture operation is disabled. 1 Input capture operation as specified by the CPT1MODE and CPT2MODE bits is enabled.</p>

24.3.3.16 Input Filter Register (FILT)

Address: Base + 0x001E (Channel 0: FILT) Base + 0x007E (Channel 3: FILT)
 Base + 0x003E (Channel 1: FILT) Base + 0x009E (Channel 4: FILT)
 Base + 0x005E (Channel 2: FILT) Base + 0x00BE (Channel 5: FILT) Access: User read/write




Figure 24-18. Input Filter Register (FILT)

Table 24-18. FILT field descriptions

Field	Description
FILT_CNT	Input Filter Sample Count. These bits represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. A value of 0 represents 3 samples. A value of 7 represents 10 samples. The value of FILT_CNT affects the input latency as described in Section 24.3.3.16.1, Input filter considerations .
FILT_PER	Input Filter Sample Period. These bits represent the sampling period (in IPBus clock cycles) of the eTimer input signal. Each input is sampled multiple times at the rate specified by FILT_PER. If FILT_PER is 0x00 (default), then the input filter is bypassed. The value of FILT_PER affects the input latency as described in Section 24.3.3.16.1, Input filter considerations .

24.3.3.16.1 Input filter considerations

The FILT_PER value should be set such that the sampling period is larger the period of the expected noise. This way a noise spike only corrupts one sample. The FILT_CNT value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the FILT_CNT + 3 power.

The values of FILT_PER and FILT_CNT must also be traded off against the desire for minimal latency in recognizing input transitions. Turning on the input filter (setting FILT_PER to a non-zero value) introduces a latency of: $((\text{FILT_CNT} + 3) \times \text{FILT_PER}) + 2$ IPBus clock periods.

24.3.4 Watchdog timer registers

The watchdog registers are implemented on eTimer_0 only.

24.3.4.1 Watchdog Time-out Registers (WDTOL and WDTOH)




Figure 24-19. Watchdog Time-out Low Word Register (WDTOL)




Figure 24-20. Watchdog Time-out High Word Register (WDTOH)

Table 24-19. WDTOL, WDTOH field descriptions

Field	Description
WDTOL, WDTOH	Watchdog Time-out. These registers are combined to form the 32-bit time-out count for the Timer watchdog function. This time-out count monitors for inactivity on the inputs when channel 0 is in the quadrature decode count mode. The watchdog function is enabled whenever WDTO contains a non-zero value (although actual counting only occurs if channel 0 is in quadrature decode counting mode). The watchdog time-out down counter is loaded whenever WDTOH is written. These registers are not byte-accessible. See Section 24.4.3.5, Watchdog timer , for more information on the use of the watchdog timer.

24.3.5 Configuration Registers

24.3.5.1 Channel Enable Register (ENBL)

Address: Base + 0x010C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	ENBL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Figure 24-21. Channel Enable Register (ENBL)

Table 24-20. ENBL field descriptions

Field	Description
ENBL	<p>Timer Channel Enable. These bits enable the prescaler (if it is being used) and counter in each channel. Multiple ENBL bits can be set at the same time to synchronize the start of separate channels. If an ENBL bit is set, then the corresponding channel starts counting as soon as the CNTMODE field has a value other than 000. When an ENBL bit is clear, the corresponding channel maintains its current value.</p> <p>0 Timer channel is disabled. 1 Timer channel is enabled (default).</p>

24.3.5.2 DMA Request Select Registers (DREQ0, DREQ1)

Address: Base + 0x0110 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0		DREQ0[4:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-22. DMA Request 0 Select Register (DREQ0)

Table 24-21. DREQ0 field descriptions

Field	Description
DREQ0[4:0]	<p>DMA Request Select. These fields select which DMA request source is muxed onto one of the four module level DMA request outputs. Each of the DREQ registers must be programmed with a different value. Otherwise, a single DMA source can cause multiple DMA requests. Enable a DMA request in the channel-specific INTDMA register after the DREQ_n registers are programmed.</p>

Address: Base + 0x0112

Access: User read/write




Figure 24-23. DMA Request 1 Select Register (DREQ1)

Table 24-22. DREQ1 field descriptions

Field	Description
DREQ1[4:0]	DMA Request Select. These fields select which DMA request source is muxed onto one of the four module level DMA request outputs. Each of the DREQ registers must be programmed with a different value. Otherwise, a single DMA source can cause multiple DMA requests. Enable a DMA request in the channel-specific INTDMA register after the DREQ _n registers are programmed.

Table 24-23. Values for DREQ_n

Value	Selected DMA Request
00000	Channel 0 CAPT1 DMA read request
00001	Channel 0 CAPT2 DMA read request
00010	Channel 0 CMPLD1 DMA write request
00011	Channel 0 CMPLD2 DMA write request
00100	Channel 1 CAPT1 DMA read request
00101	Channel 1 CAPT2 DMA read request
00110	Channel 1 CMPLD1 DMA write request
00111	Channel 1 CMPLD2 DMA write request
01000	Channel 2 CAPT1 DMA read request
01001	Channel 2 CAPT2 DMA read request
01010	Channel 2 CMPLD1 DMA write request
01011	Channel 2 CMPLD2 DMA write request
01100	Channel 3 CAPT1 DMA read request
01101	Channel 3 CAPT2 DMA read request
01110	Channel 3 CMPLD1 DMA write request
01111	Channel 3 CMPLD2 DMA write request
10000	Channel 4 CAPT1 DMA read request
10001	Channel 4 CAPT2 DMA read request
10010	Channel 4 CMPLD1 DMA write request
10011	Channel 4 CMPLD2 DMA write request
10100	Channel 5 CAPT1 DMA read request

Table 24-23. Values for DREQ_n (continued)

Value	Selected DMA Request
10101	Channel 5 CAPT2 DMA read request
10110	Channel 5 CMPLD1 DMA write request
10111	Channel 5 CMPLD2 DMA write request
11000–11111	Reserved

NOTE

If the DREQ_n registers contain the same value, then multiple DMA requests can be generated in response to a single flag/condition. To avoid this issue, ensure each of the DREQ_n registers has a unique value prior to enabling DMA requests.

24.4 Functional description

24.4.1 General

Each channel has two basic modes of operation: it can time internal or external events, or it can count an internal clock source while an external input signal is asserted, thus timing the width of the external input signal.

- The counter/timer can count the rising, falling, or both edges of the selected input pin.
- The counter/timer can decode and count quadrature encoded input signals.
- The counter/timer can count up and down using dual inputs in a “count with direction” format.
- The counter/timer’s terminal count value (modulo) is programmable.
 - The value that is loaded into the counter after reaching its terminal count is programmable.
- The counter/timer can count repeatedly, or it can stop after completing one count cycle.
- The counter/timer can be programmed to count to a programmed value and then immediately reinitialize, or it can count through the compare value until the count “rolls over” to zero.

The external inputs to each counter/timer are shareable among each of the six channels within the module. The external inputs can be used as:

- Count commands
- Timer commands
- They can trigger the current counter value to be “captured”
- They can be used to generate interrupt requests

The polarity of the external inputs is selectable.

The primary output of each channel is the output signal OFLAG. The OFLAG output signal can be:

- Set, cleared, or toggled when the counter reaches the programmed value.

- The OFLAG output signal may be output to an external pin instead of having that pin serve as a timer input.
- The OFLAG output signal enables each counter to generate square waves, PWM, or pulse stream outputs.
- The polarity of the OFLAG output signal is programmable.

Any channel can be assigned as a master. A master's compare signal can be broadcasted to the other channels within the module. The other channels can be configured to reinitialize their counters and/or force their OFLAG output signals to predetermined values when a Master channel's compare event occurs.

24.4.2 Counting modes

The selected external signals are sampled at the eTimer's base clock rate and then run through a transition detector. The maximum count rate is one-half of the eTimer's base clock rate when using an external signal. Internal clock sources can be used to clock the counters at the eTimer's base clock rate.

If a counter is programmed to count to a specific value and then stop, the CNTMODE field in the CTRL1 register is cleared when the count terminates.

24.4.2.1 STOP mode

If the CNTMODE field is set to '000', the timer is inert. No counting occurs. Stop mode also disables the interrupts caused by input transitions on a selected input pin.

24.4.2.2 COUNT mode

If the CNTMODE field is set to '001', the timer counts the rising edges of the selected clock source. This mode is useful for generating periodic interrupts for timing purposes, or counting external events such as "widgets" on a conveyor belt passing a sensor. If the selected input is inverted by setting the PIPS bit, then the negative edge of the selected external input signal is counted.

See [Section 24.4.2.9, CASCADE-COUNT mode](#), through [Section 24.4.2.12, VARIABLE-FREQUENCY PWM mode](#), for additional capabilities of this operating mode.

24.4.2.3 EDGE-COUNT mode

If the CNTMODE field is set to '010', the timer counts both edges of the selected external clock source. This mode is useful for counting the changes in the external environment such as a simple encoder wheel.

24.4.2.4 GATED-COUNT mode

If the CNTMODE field is set to '011', the timer counts while the selected secondary input signal is high. This mode is used to time the duration of external events. If the selected input is inverted by setting the PIPS bit, then the timer counts while the selected secondary input is low.

NOTE

Delays in the edge detection circuitry can cause the rising edge on the primary source to be compared to the secondary source value one clock later in time. To prevent this problem, do the following:

On the primary source, set `FILT[FILT_PER = 1]` and `FILT[FILT_CNT = 0]`.
 On the secondary source, set `FILT[FILT_PER = 1]` and `FILT[FILT_CNT = 1]`. This introduces a 5 clock cycle latency on the primary source and a 6 cycle latency on the secondary source, which properly aligns the two signals.

To avoid a false count, ensure that the primary source is low before the secondary source goes high.

24.4.2.5 QUADRATURE-COUNT Mode

If the `CNTMODE` field is set to '100', the timer decodes the primary and secondary external inputs as quadrature encoded signals. Quadrature signals are usually generated by rotary or linear sensors used to monitor movement of motor shafts or mechanical equipment. The quadrature signals are square waves that are 90 degrees out of phase. The decoding of quadrature signal provides both count and direction information.

Figure 24-24 shows a timing diagram illustrating the basic operation of a quadrature incremental position encoder.




Figure 24-24. Quadrature incremental position encoder

24.4.2.6 SIGNED-COUNT mode

If the `CNTMODE` field is set to '101', the timer counts the primary clock source while the selected secondary source provides the selected count direction (up/down).

NOTE

Delays in the edge detection circuitry can cause the rising edge on the primary source to be compared to the secondary source value one clock later in time. To prevent this problem, do the following:

On the primary source, set `FILT[FILT_PER = 1]` and `FILT[FILT_CNT = 0]`.
 On the secondary source, set `FILT[FILT_PER = 1]` and `FILT[FILT_CNT = 1]`. This introduces a 5 clock cycle latency on the primary source and a 6 cycle latency on the secondary source, which properly aligns the two signals.

To avoid a false count, ensure that the primary source is low before the secondary source goes high.

24.4.2.7 TRIGGERED-COUNT mode

If the `CNTMODE` field is set to '110', the timer begins counting the primary clock source after a positive transition (negative if `SIPS = 1`) of the secondary input occurs. The counting continues until a compare event occurs or another positive input transition is detected. Subsequent secondary positive input transitions continue to restart and stop the counting until a compare event occurs.




Figure 24-25. TRIGGERED-COUNT mode (Length=1)

24.4.2.8 ONE-SHOT mode

If the `CNTMODE` field is set to '110', and the timer is set to reinitialize at a compare event (`LENGTH = 1`), and the `OFLAG OUTMODE` is set to '0101' (cleared on init, set on compare), the timer works in a "One-Shot Mode." An external events causes the timer to count. When the terminal count is reached, the output is asserted. This delayed output can be used to provide timing delays.




Figure 24-26. ONE-SHOT mode (Length = 1)

24.4.2.9 CASCADE-COUNT mode

If the CNTMODE field is set to '111', the timer's input is connected to the output of another selected timer. The timer counts up and down as compare events occur in the selected source timer. This "Cascade" or "Daisy-Chained" mode enables multiple timers to be cascaded to yield longer counter lengths. When operating in cascade mode, a special high speed signal path is used between modules rather than the OFLAG output signal. If the selected source timer is counting up and it experiences a compare event, the timer is incremented. If the selected source timer is counting down and it experiences a compare event, the timer is decremented.

Up to two counters may be cascaded to create a 32-bit wide synchronous counter.

Whenever any counter is read within a counter module, all of the counters' values within the module are captured in their respective HOLD registers. This action supports the reading of a cascaded counter chain. First read any counter of a cascaded counter chain, then read the HOLD registers of the other counters in the chain. The cascaded counter mode is synchronous.

NOTE

It is possible to connect counters together by using the other (non-cascade) counter modes and selecting the outputs of other counters as a clock source. In this case, the counters are operating in a "ripple" mode, where higher order counters transition a clock later than a purely synchronous design.

NOTE

A channel can be cascaded with any other channel, but more than 2 channels cannot be cascaded together. However, separate cascades of pairs of channels can be created. For example, you can cascade channels 0 and 1 and separately cascade channels 5 and 4. You cannot cascade channels 0, 1, and 5.

24.4.2.10 PULSE-OUTPUT mode

If the counter is setup for CNTMODE = 001, and the OFLAG OUTMODE is set to '1111' (gated clock output), and the ONCE bit is set, then the counter outputs a pulse stream of pulses that has the same frequency of the selected clock source, and the number of output pulses is equal to the compare value minus the init value. This mode is useful for driving step motor systems.

NOTE

This does not work if the PRISRC is set to 11000 (IP_bus/1).




Figure 24-27. PULSE-OUTPUT mode

24.4.2.11 FIXED-FREQUENCY PWM mode

If the counter is setup for CNTMODE = 001, count through roll-over (LENGTH = 0), continuous count (ONCE = 0) and the OFLAG OUTMODE is '0111' (set on compare, cleared on counter roll-over) then the counter output yields a Pulse Width Modulated (PWM) signal with a frequency equal to the count clock frequency divided by 65,536 and a pulse width duty cycle equal to the compare value divided by 65,536. This mode of operation is often used to drive PWM amplifiers used to power motors and inverters.

24.4.2.12 VARIABLE-FREQUENCY PWM mode

If the counter is setup for CNTMODE = 001, count till compare (LENGTH = 1), continuous count (ONCE = 0) and the OFLAG OUTMODE is '0100' (toggle OFLAG and alternate compare registers) then the counter output yields a Pulse Width Modulated (PWM) signal whose frequency and pulse width is determined by the values programmed into the COMP1 and COMP2 registers, and the input clock frequency. This method of PWM generation has the advantage of allowing almost any desired PWM frequency and/or constant on or off periods. This mode of operation is often used to drive PWM amplifiers used to power motors and inverters. The CMPLD1 and CMPLD2 registers are especially useful for this mode, as they allow the programmer time to calculate values for the next PWM cycle while the PWM current cycle is underway.




Figure 24-28. Variable PWM waveform

24.4.2.12.1 Usage of Compare registers

The dual compare registers (COMP1 and COMP2) provide a bidirectional modulo count capability.

The COMP1 register should be set to the desired maximum count value or 0xFFFF to indicate the maximum unsigned value prior to roll-over, and the COMP2 register should be set to the minimum count value or 0x0000 to indicate the minimum unsigned value prior to roll-under.

If the output mode is set to 0100, the OFLAG toggles while using alternating compare registers. In this variable frequency PWM mode, the COMP2 value defines the desired pulse width of the on time, and the COMP1 register defines the off time. COMP1 is used when OFLAG = 0 and COMP2 is used when OFLAG = 1. OFLAG can be forced to a value using CTRL2[FORCE] and CTRL2[VAL].

Use caution when changing COMP1 and COMP2 while the counter is active. If the counter has already passed the new value, it counts to 0xFFFF or 0x0000, rolls over, then begins counting toward the new value. The check is: $CNTR = COMPx$, *not* $CNTR > COMP1$ or $CNTR < COMP2$.

The use of the CMPLD1 and CMPLD2 registers to preload compare values help to minimize this problem.

24.4.2.12.2 Usage of Compare Load registers

The CMPLD1, CMPLD2 and CCCTRL registers offer a high degree of flexibility for loading compare registers with user-defined values on different compare events. To ensure correct functionality while using these registers we strongly suggest using the following method described in this section.

The purpose of the compare load feature is to allow quicker updating of the compare registers. A compare register can be updated using interrupts. However, because of the latency between an interrupt event occurring and the service of that interrupt, the possibility exists that the counter may have already counted past the new compare value by the time the compare register is updated by the interrupt service routine. The counter would then continue counting until it rolled over and reached the new compare value.

To address this, the compare registers are updated in hardware in the same way the counter register is re-initialized to the value stored in the LOAD register. The compare load feature allows the user to calculate new compare values and store them in to the comparator load registers. When a compare event occurs, the new compare values in the comparator load registers are written to the compare registers eliminating the use of software to do this.

The compare load feature is intended to be used in variable frequency PWM mode. The COMP1 register determines the pulse width for the logic low part of OFLAG and COMP2 determines the pulse width for the logic high part of OFLAG. The period of the waveform is determined by the COMP1 and COMP2 values and the frequency of the primary clock source. See [Figure 24-28](#).

24.4.2.13 MODULO COUNTING mode

To create a modulo counter using COMP1 and COMP2 as the counter boundaries (instead of 0x0000 and 0xFFFF), set the registers in the following manner. Set CNTMODE to either 100 (quadrature count mode) or 101 (count with direction mode). Use count through roll-over (LENGTH = 0) and continuous count (ONCE = 0). Set COMP1 and CMPLD1 to the upper boundary value. Set COMP2 and CMPLD2 to the lower boundary value. Set CMPMODE = 10 (COMP1 is used when counting up and COMP2 is used when counting down). Set CLC2 = 110 (load CNTR with value of CMPLD2 on COMP1 compare) and CLC1 = 111 (load CNTR with value of CMPLD1 on COMP2 compare).

24.4.3 Other features

24.4.3.1 Redundant OFLAG checking

This mode allows the user to bundle two timer functions generating any pattern to compare their resulting OFLAG behaviors (output signal).

The redundant mode is used to support online checks for functional safety reasons. Whenever a mismatch between the two adjacent channels occurs, it is reported via an interrupt to the core and the two outputs are put into their inactive states. An error is flagged via the RCF flag.

This feature can be tested by forcing a transition on one of the OFLAGs using the VAL and FORCE bits of the channel.

24.4.3.2 Loopback checking

This mode is always available in that one channel can generate an OFLAG while another channel uses the first channel's OFLAG as its input to be measured and verified to be as expected.

24.4.3.3 Input capture mode

Input capture is used to measure pulse width (by capturing the counter value on two successive input edges) or waveform period (by capturing the counter value on two consecutive rising edges or two consecutive falling edges). The Capture Registers store a copy of the counter's value when an input edge (positive, negative, or both) is detected. The type of edge to be captured by each circuit is determined by the CPT1MODE and CPT2MODE bits, whose functionality is listed in [Table 24-17](#). Also, controlling the operation of the capture circuits is the arming logic, which allows captures to be performed in a free-running (continuous) or one-shot fashion. In free-running mode, the capture sequences are performed indefinitely. If both capture circuits are enabled, they work together in a ping-pong style where a capture event from one circuit leads to the arming of the other and vice versa. In one-shot mode, only one capture sequence is performed. If both capture circuits are enabled, capture circuit 0 is first armed and when a capture event occurs, capture circuit 1 is armed. Once the second capture occurs, further captures are disabled until another capture sequence is initiated. Both capture circuits are also capable of generating an interrupt to the CPU.

24.4.3.4 Master/Slave mode

Any timer channel can be assigned as a Master (MSTR = 1). A Master's compare signal can be broadcasted to the other channels within the module. The other counters can be configured to reinitialize their counters (COINIT = 1) and/or force their OFLAG output signals (COFRC = 1) to predetermined values when a Master counter compare event occurs.

24.4.3.5 Watchdog timer

The watchdog timer monitors for a stalled count when channel 0 is in quadrature count mode. When the watchdog is enabled, it loads the time-out value into a down counter. The down counter counts as long as channel 0 is in quadrature decode count mode. If this down counter reaches zero, an interrupt is asserted.

The down counter is reloaded to the time-out value each time the counter value from channel 0 changes. If the channel 0 count value is toggling between two values (indicating a possibly stalled encoder), then the down counter is not reloaded.

NOTE

The watchdog timer is implemented only on eTimer_0.

24.5 Interrupts

Each of the channels within the eTimer can generate an interrupt from several sources. The watchdog logic also generates interrupts. The interrupt service routine (ISR) must check the related interrupt enables and interrupt flags to determine the actual cause of the interrupt.

Table 24-24. Interrupt summary

Core interrupt	Interrupt flag	Interrupt enable	Name	Description
Channels 0–5	TCF	TCFIE	Compare interrupt	Compare of counter and related compare register
	TCF1	TCF1IE	Compare 1 interrupt	Compare of the counter and COMP1 register
	TCF2	TCF2IE	Compare 2 interrupt	Compare of the counter and COMP2 register
	TOF	TOFIE	Overflow interrupt	Generated on counter roll-over or roll-under
	IELF	IELFIE	Input Low Edge interrupt	Falling edge of the secondary input signal
	IEHF	IEHFIE	Input High Edge interrupt	Rising edge of the secondary input signal
	ICF1	ICF1IE	Input Capture 1 interrupt	Input capture event for CAPT1
	ICF2	ICF2IE	Input Capture 2 interrupt	Input capture event for CAPT2
Watchdog ¹	WDF	WDFIE	Watchdog time-out interrupt	Watchdog has timed out
Redundant Channel Checking	RCF	RCFIE	Redundant Channel Fault interrupt	Miscompare with redundant channel

NOTES:

¹ Applicable only for eTimer_0.

24.6 DMA

Each channel can request a DMA read access for each of the capture registers and a DMA write request for each of the compare preload registers. The DREQ registers select between these 24 DMA request sources to generate the two top-level DMA request outputs.

Table 24-25. DMA summary

DMA request	DMA enable	Name	Description
Channels 0–5	ICF1DE	CAPT1 read request	CAPT1 contains a value
	ICF2DE	CAPT2 read request	CAPT2 contains a value
	CMPLD1DE	CMPLD1 write request	CMPLD1 needs an update
	CMPLD2DE	CMPLD2 write request	CMPLD2 needs an update

24.7 eTimer initialization

Use the following sequence to initialize the eTimer module.

1. If you are using multiple channels and want them to be synchronized, begin by setting the ENBL register = 0x0.
2. Configure the COMP1, COMP2, LOAD, CMPLD1, CMPLD2, CCCTRL, FILT, WDTOL, and WDTOH registers.
3. Configure the DREQ0 and DREQ1 registers.
4. Configure the INTDMA registers.
5. Configure the CTRL2 and CTRL3 registers.
6. Configure the CTRL1 registers. Specifically, the CNTMODE field should be programmed last.
7. Finally, set ENBL = 0x3F.

Chapter 25

Fault Collection and Control Unit (FCCU)

25.1 Introduction

The Fault Collection and Control Unit (FCCU) offers a programmable redundant hardware channel to collect errors and to lead the device in a controlled way to a safe state when a failure is present in the device. No CPU intervention is requested for collection and control operation.

The FCCU offers a systematic approach to manage fault detection and control.

The main functions supported by the module are:

- Redundant collection of hardware checker (for example, RCCU) results
- Redundant collection of error information from critical modules on the chip (such as the flash memory or the STCU)
- Collection of test results
- Configurable and graded fault control via user software control
- Internal reactions:
 - No reset reaction
 - IRQ
 - Short ‘functional’ reset
 - Long ‘functional’ reset
 - Safe mode request
- External reaction (failure is reported to the outside world via output pins)
- Watchdog timer for the re-configuration phase
- Configuration lock
- NVM configuration loading
- Self checking capabilities:
 - FCCU internal control logic redundancy
 - Additional parity check for the associated configuration registers

The FCCU circuitry is checked at start-up by the self-checking procedure. The FCCU is operative with a default configuration (without CPU intervention) immediately after the completion of the self-checking procedure.

Two classes of faults — critical and non-critical — are identified based on the criticality and the related reactions. Internal (short or long ‘functional’ reset, interrupt request) and external (FCCU_F signaling) reactions are statically defined or programmable based on the fault criticality. The default configuration can be modified only in a specific FCCU state for application/test/debugging purposes.

25.1.1 Glossary and acronyms

Table 25-1. Acronyms

Term	Description
RCC	Redundancy control checkers
RCCU	Redundancy control checker unit
IPS	Internal peripheral system
NMI	Non-maskable interrupts
IRQ	Interrupt request
STCU	Self-testing control unit
FSM	Finite state machine
CF	Critical fault
NCF	Non-critical fault
WS	Wait state
SW	Software
NVM	Nonvolatile memory
CPU	Central processing unit

25.2 Main features

- Management of:
 - 33 critical faults
 - 21 non-critical faults
- Hardware or software fault recovery management
- Fault detection collection
- Fault injection (fake faults)
- External reaction via fault-state dedicated system signals (FCCU_F pins)
- Internal (chip) reactions (alarm state): interrupt request
- Internal (chip) reactions (fault state):
 - Long ‘functional’ reset
 - Short ‘functional’ reset
 - Non-maskable interrupt (NMI)
 - Safe mode request
- Bi-Stable, Dual-Rail and Time Switching output protocols using FCCU_F pins
- Internal (to the FCCU) watchdog timer for the re-configuration phase
- Configuration lock
- NVM configuration loading
- Self-checking capabilities:

NOTE

The FCCU Redundancy Control Checkers (RCC) should not be confused with the Redundancy Control Checker Units (RCCU) instantiated on the PXS30 to detect critical lockstep failure).

25.4 Signal description

The FCCU generates two external signals, FCCU_F[0] and FCCU_F[1]. These are described in [Section 25.7.13, FCCU_F interface](#).

25.5 Register interface

The register interface is a slave bus used for configuration purposes via the CPU.

The following bus operations are supported:

- Word (32-bit) data write/read operations to any registers
- Low and high half-words (16-bit, data[0:15] or data[16:31]) data write/read operations to any registers
- Byte (8-bit, data[0:7] or data[8:15] or data[16:23] or data[24:31]) data write/read operations to any registers

Any other operation (free byte enables, misaligned word or half-word access or other operations) are not supported.

The FCCU generates a transfer error in the following cases:

- Any write/read access executed outside the address space of the peripheral
- Any write/read operation different from byte/halfword/word (free byte enables, misaligned access, or other operations) on each register
- Any write access to the configuration registers not executed while the FCCU is not in CONFIG state

The registers of the FCCU are accessible (read/write) in each access mode: user, supervisor, or test.

25.6 Memory map and register description

The FCCU registers are listed in [Table 25-2](#). The contents of the configuration registers (labeled as “W in CONFIG state only” in the Access column) can be locked by the OP16 operation as defined in the FCCU_CTRL register.

Table 25-2. FCCU memory map

Offset from FCCU_BASE (0xFFE6_C000)	Register	Access ¹	Reset Value ^{2,3}	Location
0x00	FCCU Control Register (FCCU_CTRL)	R/W	0x0000_0UU0	on page 25-6
0x04	FCCU CTRL Key Register (FCCU_CTRLK)	W	0x0000_0000	on page 25-9
0x08	FCCU Configuration Register (FCCU_CFG)	R always; W in CONFIG state only	0x0000_0000	on page 25-9
0x0C	FCCU CF Configuration Register 0 (FCCU_CF_CFG0)	R always; W in CONFIG state only	0xFFFF_FFFF	on page 25-11
0x10	FCCU CF Configuration Register (FCCU_CF_CFG1)		0x0000_00FF	
0x14–0x1B	Reserved			
0x1C	FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0)	R always; W in CONFIG state only	0xFFFF_FFFF	on page 25-14
0x20–0x2B	Reserved			
0x2C	FCCU CFS Configuration Register 0 (FCCU_CFS_CFG0)	R always; W in CONFIG state only	0xAAAA_AAA A	on page 25-16
0x30	FCCU CFS Configuration Register 1 (FCCU_CFS_CFG1)		0xAAAA_800A	
0x34	FCCU CFS Configuration Register 2 (FCCU_CFS_CFG2)		0x0000_082A	
0x38–0x4B	Reserved			
0x4C	FCCU NCFS Configuration Register 0 (FCCU_NCFS_CFG0)	R always; W in CONFIG state only	0x0000_AAAA	on page 25-17
0x50	FCCU NCFS Configuration Register 1 (FCCU_NCFS_CFG1)		0x0000_0000	
0x54–0x6B	Reserved			
0x6C	FCCU CF Status Register 0 (FCCU_CFS0)	R/W	0x0000_0000	on page 25-18
0x70	FCCU CF Status Register 1 (FCCU_CFS1)		0x0000_0000	
0x74–0x7B	Reserved			
0x7C	FCCU CF Key Register (FCCU_CFK)	W	0x0000_0000	on page 25-20
0x80	FCCU NCF Status Register 0 (FCCU_NCFS0)	R/W	0x0000_0000	on page 25-21
0x84–0x8F	Reserved			
0x90	FCCU NCF Key Register (FCCU_NCFK)	W	0x0000_0000	on page 25-23

Table 25-2. FCCU memory map (continued)

Offset from FCCU_BASE (0xFFE6_C000)	Register	Access ¹	Reset Value ² ₃	Location
0x94	FCCU NCF Enable Register 0 (FCCU_NCFE0)	R always; W in CONFIG state only	0x06D0_1CFF	on page 25-23
0x98–0xA3	Reserved			
0xA4	FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0)	R always; W in CONFIG state only	0x0638_1FFF	on page 25-24
0xA8–0xB3	Reserved			
0xB4	FCCU NCF Time-out Register (FCCU_NCF_TO)	R always; W in CONFIG state only	0x0000_FFFF	on page 25-25
0xB8	FCCU CFG Timeout Register (FCCU_CFG_TO)	R always; W in CONFIG state only	0x0000_0006	on page 25-25
0xBC	FCCU I/O Control Register (FCCU_EINOUT)	R/W	0x0000_0000	on page 25-26
0xC0	FCCU Status Register (FCCU_STAT)	R	0x0000_0000	on page 25-28
0xC4–0xD4	Reserved			
0xD8	FCCU CF Fake Register (FCCU_CFF)	W	0x0000_0000	on page 25-29
0xDC	FCCU NCF Fake Register (FCCU_NCFF)	W	0x0000_0000	on page 25-29
0xE0	FCCU IRQ Status Register (FCCU_IRQ_STAT)	R/W	0x0000_0000	on page 25-30
0xE4	FCCU IRQ Enable Register (FCCU_IRQ_EN)	R/W	0x0000_0000	on page 25-31
0xE8	FCCU XTMR Register (FCCU_XTMR)	R	0x0000_0000	on page 25-32
0xEC	FCCU MCS Register (FCCU_MCS)	R	0x0000_0000	on page 25-33

NOTES:

¹ In this column, R/W = read/write, R = read-only, and W = write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.

25.6.1 FCCU Control Register (FCCU_CTRL)

The FCCU Control Register (FCCU_CTRL) allows execution of the following operations:

- Move the FCCU state from the NORMAL state into the CONFIG state
- Move the FCCU state from the CONFIG state into the NORMAL state
- Read or clear the CF status register
- Read or clear the NCF status register
- Read the FCCU FSM status register
- Read or clear the FCCU freeze registers
- Lock the FCCU configuration registers
- Read the ALARM timer
- Read the SMRT timer
- Read the Watchdog timer
- Load the NVM configuration (only for test purposes)

Some critical operations (OP1, OP2, OP16, and OP31) require a key as defined in the FCCU_CTRLK register.

Address: Base + 0x00 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	NVML	OPS	0	OPR					
W																
Reset	0	0	0	0	0	0	0	0/1 ¹	0/1 ¹	0/1 ¹	0	0	0	0	0	0

Figure 25-2. FCCU Control Register (FCCU_CTRL)

NOTES:

¹ 1 when NVM interface is used, 0 otherwise.

Table 25-3. FCCU_CTRL field descriptions

Field	Description
NVML	NVM configuration loaded 0 No NVM configuration loaded. 1 NVM configuration loaded. At the end of the reset PHASE3, NVML = 1 and OPS = 11 if the NVM interface of the FCCU is correctly driven by the SSCM interface. This bit can be read and cleared (via OP15 operation) by the software.
OPS	Operation status 00 Idle. 01 In progress. 10 Aborted. 11 Successful. This bit can be read and cleared (via OP15 operation) by the software.

Table 25-3. FCCU_CTRL field descriptions (continued)

Field	Description
<p>OPR</p>	<p>Operation run</p> <p>00000 No operation [OP0].</p> <p>00001 Set the FCCU into the CONFIG state [OP1].</p> <p>00010 Set the FCCU into the NORMAL state [OP2].</p> <p>00011 Read the FCCU state (refer to the FCCU_STAT register) [OP3].</p> <p>00100 Read the FCCU frozen status flags [OP4].</p> <p>00101 Read the FCCU frozen status flags [OP5].</p> <p>00110 Read the FCCU frozen status flags [OP6].</p> <p>00111 Read the FCCU frozen status flags [OP7].</p> <p>01000 Read the FCCU frozen status flags [OP8].</p> <p>01001 Read the CF status register (refer to the FCCU_CFS register) [OP9].</p> <p>01010 Read the NCF status register (refer to the FCCU_NCFS register) [OP10].</p> <p>01011 CF status clear operation in progress (refer to the FCCU_CFS register) [OP11].</p> <p>01100 NCF status clear operation in progress (refer to the FCCU_NCFS register) [OP12].</p> <p>01101 Clear the freeze status registers (refer to the freeze registers) [OP13].</p> <p>01110 CONFIG to NORMAL FCCU state (configuration timeout) in progress [OP14].</p> <p>01111 Clear the operation status (OPS = Idle, NVML = 0) [OP15].</p> <p>10000 Lock the FCCU configuration [OP16].</p> <p>10001 Read the ALARM timer (refer to the FCCU_XTMR register) [OP17].</p> <p>10010 Read the SMRT timer (refer to the FCCU_XTMR register) [OP18].</p> <p>10011 Read the CFG timer (refer to the FCCU_XTMR register) [OP19].</p> <p>10100–11111 Reserved [OP20–OP30].</p> <p>11111 Run the NVM loading operation (only for test purposes) [OP31]</p> <p>The software must not modify the OPR field until the completion of the operation (any write operation is ignored until then). After the operation has been completed, the OPS field is set and the OPR field is automatically cleared (OPR = 000).</p> <p>Software must not program the following opcodes:</p> <ul style="list-style-type: none"> • OP11 and OP12 (these opcodes are automatically selected when the FCCU_CFS or FCCU_NCFS registers are cleared by a write-clear operation into the related register) • OP14 (This opcode is automatically selected when the timeout occurs [FCCU_CFG_TO] during the configuration procedure. In this case, the FCCU state is automatically forced in NORMAL mode setting the default configuration. In this phase any write operation to the FCCU configuration registers is inhibited.) • OP20–OP30 (these are reserved; if you attempt to use them, they return an ABORT response without any side effect) <p>The ABORT response occurs in the following cases:</p> <ul style="list-style-type: none"> • wrong access (missing or wrong key) to the FCCU_CFS register (clear operation OP11) • wrong access (missing or wrong key) to the FCCU_NCFS register (clear operation OP12) • wrong access (missing or wrong key) to the FCCU_CTRL register (OP1, OP2, OP16 operation) • OP1 (CONFIG command) execution when FCCU state ≠ NORMAL or configuration locked • OP20–OP30 (RESERVED operations) execution <p>The OP31 opcode executes the NVM configuration loading via the software. It should be used only for test/debug purposes.</p>

25.6.2 FCCU CTRL Key Register (FCCU_CTRLK)

The FCCU CTRL Key Register (FCCU_CTRLK) implements the key access for the operations OP1, OP2, OP16, and OP31 according to the following sequence:

1. Write the key into the FCCU_CTRLK register.
2. Write the FCCU_CTRL register (operations OP1, OP2, OP16, or OP31).

The FCCU_CTRLK register is not readable. A read operation always returns 0x0000_0000. The key must be written by a word (32-bit) data write operation.




Figure 25-3. FCCU CTRL Key Register (FCCU_CTRLK)

Table 25-4. FCCU_CTRLK field descriptions

Field	Description										
CTRLK	Control register key: <table border="1" style="margin: 10px auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>CTRLK value</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0x9137_56AF</td> <td>Key for operation OP1</td> </tr> <tr> <td>0x825A_132B</td> <td>Key for operation OP2</td> </tr> <tr> <td>0x7ACB_32F0</td> <td>Key for operation OP16</td> </tr> <tr> <td>0x29AF_8752</td> <td>Key for operation OP31</td> </tr> </tbody> </table>	CTRLK value	Function	0x9137_56AF	Key for operation OP1	0x825A_132B	Key for operation OP2	0x7ACB_32F0	Key for operation OP16	0x29AF_8752	Key for operation OP31
CTRLK value	Function										
0x9137_56AF	Key for operation OP1										
0x825A_132B	Key for operation OP2										
0x7ACB_32F0	Key for operation OP16										
0x29AF_8752	Key for operation OP31										

25.6.3 FCCU Configuration Register (FCCU_CFG)

The FCCU Configuration Register (FCCU_CFG) defines the global configuration for the FCCU. The reset values of bits 20:31 are determined by the configuration of these bits described in [Section 8.2.4.5, Nonvolatile User Options Register \(NVUSRO\)](#). The FCCU_CFG register is accessible in write mode only in the CONFIG state.

Address: Base + 0x08

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	RCCE1	RCCE0	SMRT			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	CM	SM	PS	FOM				FOP				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-4. FCCU Configuration Register (FCCU_CFG)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-5. FCCU_CFG field descriptions

Field	Description
RCCE1	RCC1 enable 0 RCC1 disabled. 1 RCC1 enabled. Note: In case a single checker (RCC1 or RCC0 unit) is enabled, both the checkers assert a fault condition (destructive reset).
RCCE0	RCC0 enable 0 RCC0 disabled. 1 RCC0 enabled. Note: In case a single checker (RCC1 or RCC0 unit) is enabled, both the checkers assert a fault condition (destructive reset).
SMRT	Safe Mode Request Timer 0000 Safe mode request delay = 1period (RC _{16MHz} clock). 0001 Safe mode request delay = 2 periods (RC _{16MHz} clock). 0010 Safe mode request delay = 4 periods (RC _{16MHz} clock). ... 1111 Safe mode request delay = 32768 periods (RC _{16MHz} clock).
CM	Configuration mode 0 Configuration labelling: a specific FCCU_F configuration is assigned in CONFIG state. 1 Configuration transparency: the FCCU_F protocol is the same in CONFIG and NORMAL states.
SM	Switching mode 0 FCCU_F protocol (dual-rail, time-switching) slow switching mode. 1 FCCU_F protocol (dual-rail, time-switching) fast switching mode. SM has no effect on the bi-stable protocol.
PS	Polarity selection 0 FCCU_F[1] active high, FCCU_F[0] active high. 1 FCCU_F[1] active low, FCCU_F[0] active low.

Table 25-5. FCCU_CFG field descriptions (continued)

Field	Description
FOM	<p>Fault Output Mode selection</p> <p>000 Dual-Rail (default state; FCCU_F[1:0]= outputs).</p> <p>001 Time Switching (FCCU_F[1:0]= outputs).</p> <p>010 Bi-Stable (FCCU_F[1:0]= outputs).</p> <p>011 Reserved.</p> <p>100 Reserved.</p> <p>101 Test0 (FCCU_F[0] = input, FCCU_F[1] = output).</p> <p>110 Test1 (FCCU_F[0] = output, FCCU_F[1] = output).</p> <p>111 Test2 (FCCU_F[0] = output, FCCU_F[1] = input).</p> <p>The output level of the FCCU_F[0:1] pins in the test modes is controlled in the FCCU I/O Control Register (FCCU_EINOUT).</p> <p>Note: In Testn mode, a simple double-stage resynchronization stage is used to resynchronize the FCCU_F[0:1] input/outputs on the system/safe clock.</p>
FOP	<p>Fault Output Prescaler</p> <p>FOP defines the prescaler setting used to generate the FCCU_F protocol frequency.</p> <p>00 0000 Input clock frequency (RC_{16MHz} clock) is divided by 2048.</p> <p>00 0001 Input clock frequency (RC_{16MHz} clock) is divided by 4096.</p> <p>00 0010 Input clock frequency (RC_{16MHz} clock) is divided by 6144.</p> <p>00 0011 Input clock frequency (RC_{16MHz} clock) is divided by 8192.</p> <p>00 0100 Input clock frequency (RC_{16MHz} clock) is divided by 10240.</p> <p>00 0101 Input clock frequency (RC_{16MHz} clock) is divided by 12288.</p> <p>00 0110 Input clock frequency (RC_{16MHz} clock) is divided by 14336.</p> <p>00 0111 Input clock frequency (RC_{16MHz} clock) is divided by 16384.</p> <p>00 1000 Input clock frequency (RC_{16MHz} clock) is divided by 18432 (This is the reset value. Id est ~ 868 Hz is the out-of- reset frequency of the FCCU_F[0:1] pins).</p> <p>The following equation gives the FCCU_F frequency:</p> $F_{ccu0F_{freq}} = RC_{16MHz} / (1024 \times (FOP + 1) \times 2)$

25.6.4 FCCU CF Configuration Register n (FCCU_CF_CFG n)

The FCCU CF Configuration Register n (FCCU_CF_CFG n) contains the configuration for the user critical fault in terms of fault recovery management.

The configuration depends on the type of signaling following a fault event. Hardware recoverable faults are those events where a previous latching stage captures and hold the physical fault, otherwise, the fault can be lost. All the other faults should be configured as software faults. All the critical faults are software recoverable by default.

The FCCU_CF_CFG n registers are accessible in write mode only in the CONFIG state.

Address: Base + 0x0C

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC	CFC
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 25-5. FCCU CF Configuration Register 0 (FCCU_CF_CFG0)

NOTES:

¹ Writable only in the CONFIG state.

Address: Base + 0x10

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CFC	CFC	CFC	CFC	CF53	CFC	CFC	CFC
W									39	38	37	36	35	34	33	32
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Figure 25-6. FCCU CF Configuration Register 1 (FCCU_CF_CFG1)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-6. FCCU_CF_CFG_n field descriptions

Field	Description
CFC _x	<p>Critical fault configuration</p> <p>The critical fault configuration defines the fault recovery mode.</p> <p>Hardware-recoverable faults are self-recovered (status flag clearing) if the root cause has been removed.</p> <p>Software-recoverable faults are recovered (status flag clearing) by software clearing the related status flag.</p> <p>0 Hardware-recoverable fault.</p> <p>1 Software-recoverable fault.</p>

The critical faults CF[*j*] and their fault sources are assigned in a one-to-one correspondence. This correspondence applies across all registers of the FCCU that refer to the critical fault(s). Critical faults are listed in [Table 25-7](#).

Table 25-7. FCCU critical faults assignment (CF 0 to 31)

Critical Fault CF[]	Fault Source	Module	Source
FCCU_CF_CFG0			
CF 0	RCCU0[0] (RCCU output) ¹	Core	—
CF 1	RCCU1[0] ¹	Core	—
CF 2	RCCU0[1] ¹	DMACHMUX	—
CF 3	RCCU1[1] ¹	DMACHMUX	—
CF 4	RCCU0[2] ¹	PBRIDGE	—
CF 5	RCCU1[2] ¹	PBRIDGE	—
CF 6	RCCU0[3] ¹	XBAR	Master (FlexRay)
CF 7	RCCU1[3] ¹	XBAR	Master (FlexRay)
CF 8	RCCU0[4] ¹	SRAM	—
CF 9	RCCU1[4] ¹	SRAM	—
CF 10	RCCU0[5]	Flash memory	—
CF 11	RCCU1[5]	Flash memory	—
CF 12	RCCU0[6] ¹	XBAR	Slave (EBI/DRAMC)
CF 13	RCCU1[6] ¹	XBAR	Slave (EBI/DRAMC)
CF 14	SWT_0 (software watchdog)	SWT_0	Software watchdog
CF 15	SWT_1	SWT_1	Software watchdog
CF 16	MCM_NCE_0 (ECC Non-correctable error)	ECSM_0	ECC non correctable
CF 17	MCM_NCE_1	ECSM_1	ECC non correctable
CF 18	ADC_CF0 (A/D internal self-test fault)	ADC_0	ADC self test
CF 19	ADC_CF1	ADC_1	ADC self test
CF 20	STCU_CF (Built In Self-Test critical fault)	STCU	BIST (critical fault)
CF 21	Reserved		
CF 22	SSCM_XFER_ERR (SSCM transfer error occurred during STCU configuration loading phase)	SSCM	Config loading of transfer
CF 23	LSM_DPM_ERR0 (Lock-step <—> Decoupled Parallel Mode Runtime switch)	—	LSM/DPM change
CF 24	LSM_DPM_ERR1	—	LSM/DPM change
CF 25	RCCU0[7] ¹	XBAR	Master (XBAR_2)
CF 26	RCCU1[7] ¹	XBAR	Master (XBAR_2)
CF 27	STCU (Self-Test Control Unit active during Run mode as opposed to during start-up BIST phase)	STCU	BIST (wrong config of STCU)
CF 28:31	Reserved for internal test logic monitoring	STCU	Reserved for internal test logic
FCCU_CF_CFG1			

Table 25-7. FCCU critical faults assignment (CF 0 to 31) (continued)

Critical Fault CF[j]	Fault Source	Module	Source
CF 0	CFlash_0 (Code Flash fatal error)	CFlash_0	Fatal error (error during initialization)
CF 1	CFlash_1	CFlash_1	Fatal error (error during initialization)
CF 2	DFlash (Data Flash fatal error)	DFlash	Fatal error (error during initialization)
CF 3	ADC_CF2 (A/D internal self-test fault)	ADC_2	ADC self test
CF 4	ADC_CF3	ADC_3	ADC self test
CF 5	Fault source JTAG_NPC_CF (JTAG Nexus Port Controller Critical signal)	JTAG/Nexus	Port controller
CF 6:63	Reserved		

NOTES:

¹ LSM only.

25.6.5 FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0)

The FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0) contains the configuration of each non-critical fault in terms of fault recovery management. The configuration depends on the type of signaling of a fault event. Hardware recoverable faults should be configured only if a previous latching stage captures and holds the physical fault. Otherwise, the fault can be lost. All other faults should be configured as software faults.

The FCCU_NCF_CFG0 register is accessible in write mode only in the CONFIG state.

Address: Base + 0x1C

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC	NCFC
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 25-7. FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-8. FCCU_NCF_CFG0 field descriptions

Field	Description
NCFCx	<p>Non-critical fault configuration</p> <p>0 Hardware recoverable fault.</p> <p>1 Software recoverable fault.</p> <p>The non-critical fault configuration defines the fault recovery mode.</p> <p>Hardware recoverable faults are self recovered (status flag clearing and related) if the root cause has been removed.</p> <p>Software recoverable faults are recovered (status flag clearing) by software clearing of the related status flag.</p> <p>This register can be read and written by software.</p>

The non-critical faults and their sources are assigned in a one-to-one correspondence that also applies to the FCCU NCF Status Register 0 (FCCU_NCF_S0), FCCU NCF Enable Register 0 (FCCU_NCF_E0), and FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0) bit fields. The non-critical faults are listed in [Table 25-9](#).

Table 25-9. Non-critical fault assignment for FCCU_NCF_CFG0

Non-Critical Fault NCF[<i>i</i>]	Fault Source	Module	Source
NCF 0	Core Watchdog 0	Core_0	Core watchdog
NCF 1	Core Watchdog 1	Core_1	Core watchdog
NCF 2	FM_PLL_0 (loss of lock)	FMPLL_0	Loss of lock
NCF 3	FM_PLL_1 (loss of lock)	FMPLL_1	Loss of lock
NCF 4	CMU_0 (Loss of XOSC clock)	CMU_0	Loss of XOSC
NCF 5	CMU_0 (SYSCLK frequency out of range)	CMU_0	SYSCLK out of range
NCF 6	CMU_1 (MOTC_CLK frequency out of range)	CMU_1	MOTC_CLK out of range
NCF 7	CMU_2 (FRPE_CLK frequency out of range)	CMU_2	FlexRay clock out of range
NCF 8	MCM_ECN_0 (ECC 1-bit error correction notification)	ECSM_0	ECC -bit error
NCF 9	MCM_ECN_1 (ECC 1-bit error correction notification)	ECSM_1	ECC -bit error
NCF 10	ADC_NCF_0 (A/D Internal self test non-critical fault)	ADC_0	ADC self test
NCF 11	ADC_NCF_1 (A/D Internal self test non-critical fault)	ADC_1	ADC self test
NCF 12	STCU_NCF (BIST results non-critical faults)	STCU	BIST (non critical)
NCF 13:18	Reserved		

Table 25-9. Non-critical fault assignment for FCCU_NCF_CFG0 (continued)

Non-Critical Fault NCF[j]	Fault Source	Module	Source
NCF 19	FLEXR_ENC (FlexRAY ECC 1-bit error correction notification)	FlexRay	ECC 1bit error
NCF 20	FLEXR_NCN (FlexRay ECC non correctable error)	FlexRay	ECC non correctable
NCF 21	MC_ME (Software device reset)	Mode Entry	Software device reset (reset request from MC_ME)
NCF 22:24	Reserved		
NCF 25	ADC_NCF_2 (A/D Internal self test non-critical fault)	ADC_2	ADC self test
NCF 26	ADC_NCF_3 (A/D Internal self test non-critical fault)	ADC_3	ADC self test
NCF 27:31	Reserved		

25.6.6 FCCU CFS Configuration Register *n* (FCCU_CFS_CFG*n*)

The FCCU CFS Configuration Register *n* (FCCU_CFS_CFG*n*) contains the configuration of each critical fault in terms of fault reaction (short or long functional reset) when it is the root cause for the FAULT state transition. Table 25-7 lists the critical faults. The FCCU_CFS_CFG*n* register is accessible in write mode only in the CONFIG state.

Address: Base + 0x2C (FCCU_CFS_CFG0)

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFSC15		CFSC14		CFSC13		CFSC12		CFSC11		CFSC10		CFSC9		CFSC8	
W																
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFSC7		CFSC6		CFSC5		CFSC4		CFSC3		CFSC2		CFSC1		CFSC0	
W																
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Figure 25-8. FCCU CFS Configuration Register 0 (FCCU_CFS_CFG0)

NOTES:

¹ Writable only in the CONFIG state.

Address: Base + 0x30 (FCCU_CFS_CFG1)

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFSC31		CFSC30		CFSC29		CFSC28		CFSC27		CFSC26		CFSC25		CFSC24	
W																
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFSC23		CFSC22		CFSC21		CFSC20		CFSC19		CFSC18		CFSC17		CFSC16	
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Figure 25-9. FCCU CFS Configuration Register 1 (FCCU_CFS_CFG1)

NOTES:

¹ Writable only in the CONFIG state.

Address: Base + 0x34 (FCCU_CFS_CFG2)

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFSC47		CFSC46		CFSC45		CFSC44		CFSC43		CFSC42		CFSC41		CFSC40	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFSC39		CFSC38		CFSC37		CFSC36		CFSC35		CFSC34		CFSC33		CFSC32	
W																
Reset	0	0	0	0	1	0	0	0	0	0	1	0	1	0	1	0

Figure 25-10. FCCU CFS Configuration Register 2 (FCCU_CFS_CFG2)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-10. FCCU_CFS_CFG n field descriptions

Field	Description
CFSCx	Critical fault state configuration 00 No reset reaction. 01 Short functional reset (FAULT state reaction). 10 Long functional reset (FAULT state reaction). 11 No reset reaction. This register can be read and written by software.

25.6.7 FCCU NCFS Configuration Register n (FCCU_NCFS_CFG n)

The FCCU NCFS Configuration Register n (FCCU_NCFS_CFG n) contains the configuration of each non-critical fault in terms of fault reaction (short or long functional reset) when it is the root cause for the FAULT state transition. [Table 25-9](#) lists the noncritical faults. The FCCU_NCFS_CFG n register is accessible in write mode only in the CONFIG state.

Address: Base + 0x4C (FCCU_NCFS_CFG0)

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15																
R	NCFSC15				NCFSC14				NCFSC13				NCFSC12				NCFSC11				NCFSC10				NCFSC9				NCFSC8			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
R	NCFSC7				NCFSC6				NCFSC5				NCFSC4				NCFSC3				NCFSC2				NCFSC1				NCFSC0			
W																																
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Figure 25-11. FCCU NCFS Configuration Register 0 (FCCU_NCFS_CFG0)

NOTES:

¹ Writable only in the CONFIG state.

Address: Base + 0x50 (FCCU_NCFS_CFG1)

Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15																
R	NCFSC31				NCFSC30				NCFSC29				NCFSC28				NCFSC27				NCFSC26				NCFSC25				NCFSC24			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
R	NCFSC23				NCFSC22				NCFSC21				NCFSC20				NCFSC19				NCFSC18				NCFSC17				NCFSC16			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-12. FCCU NCFS Configuration Register 1 (FCCU_NCFS_CFG1)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-11. FCCU_NCFS_CFG_n field descriptions

Field	Description
NCFSCx	Non-critical fault state configuration 00 No reset reaction. 01 Short functional reset (FAULT state reaction). 10 Long functional reset (FAULT state reaction). 11 No reset reaction. This register can be read and written by software.

25.6.8 FCCU CF Status Register *n* (FCCU_CFS_{*n*})

The FCCU CF Status Register *n* (FCCU_CFS_{*n*}) contains the latched fault indication collected from the critical fault sources (fcpu CF[*j*]) as in [Table 25-7](#) and [Table 25-12](#). Faults are latched even if the FCCU is in the CONFIG state and independently from the enabling or reactions programmed for the critical fault.

No reactions are executed until the FCCU moves into the NORMAL state. The FCCU reacts and moves from the NORMAL or ALARM state into the FAULT state if a critical fault is triggered. The status bits of the FCCU_CFS_n register, when configured in the corresponding FCCU_CF_CFG_n register as software recoverable faults, can be cleared by the following locked sequence:

1. Write the proper key into the FCCU_CFK register.
2. Clear the status (flag) bit CFS_x → the opcode OP11 is automatically set into the FCCU_CTRL[OPR] field.
3. Wait for the completion of the operation (FCCU_CTRL[OPS] field).
4. Read the FCCU_CFS_n register in order to verify the effective deletion and in case of failure to repeat the sequence.

As a result of the above sequence, in addition the FAULT interface provides support to clear a fault latched directly in the FAULT root, asserting an ‘internal’ clear signal as the software clears the corresponding Critical Fault Status bit.

The FCCU moves from the FAULT state into the NORMAL state if the source fault that caused the transition into the FAULT state has been removed (hardware recoverable fault) or cleared via software (software recoverable fault). Concurrently, the FAULT interface provides support to clear the FAULT root. In case of nested faults that are not all recovered, the FCCU remains in the FAULT state or moves into the ALARM state.

The software application executes the FCCU_CFS_n read operation by the following sequence:

1. Set the OP9 operation into the FCCU_CTRL[OPR] field.
2. Wait for the completion of the operation (FCCU_CTRL[OPS] field).
3. Read the FCCU_CFS_n register.

The following errors are ignored:

- Writing a wrong key into the FCCU_CFK register
- Attempting to clear a hardware recoverable error

Address: Base + 0x6C (FCCU_CFS0)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFS 31	CFS 30	CFS 29	CFS 28	CFS 27	CFS 26	CFS 25	CFS 24	CFS 23	CFS 22	CFS 21	CFS 20	CFS 19	CFS 18	CFS 17	CFS 16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFS 15	CFS 14	CFS 13	CFS 12	CFS 11	CFS 10	CFS 9	CFS 8	CFS 7	CFS 6	CFS 5	CFS 4	CFS 3	CFS 2	CFS 1	CFS 0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-13. FCCU CF Status Register 0 (FCCU_CFS0)

Address: Base + 0x70 (FCCU_CFS1)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CFS 63	CFS 62	CFS 61	CFS 60	CFS 59	CFS 58	CFS 57	CFS 56	CFS 55	CFS 54	CFS 53	CFS 52	CFS 51	CFS 50	CFS 49	CFS 48
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CFS 47	CFS 46	CFS 45	CFS 44	CFS 43	CFS 42	CFS 41	CFS 40	CFS 39	CFS 38	CFS 37	CFS 36	CFS 35	CFS 34	CFS 33	CFS 32
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-14. FCCU CF Status Register 1 (FCCU_CFS1)

Table 25-12. FCCU_CFS n field descriptions

Field	Description
CFS x	<p>Critical fault status</p> <p>0 No critical fault latched.</p> <p>1 Critical fault latched.</p> <p>The status bits related to the critical fault configured as hardware recoverable faults are read-only and the flag is self cleared when the fault source is removed.</p> <p>The status bits related to the critical fault configured as software recoverable faults are write-clear and the software application can recover from a faulty condition.</p>

25.6.9 FCCU CF Key Register (FCCU_CFK)

The FCCU_CFK register implements the key access to clear the status flags of the FCCU_CFS n register.

The status bits of the FCCU_CFS n register, when configured in the corresponding FCCU_CF_CFG n register as software recoverable faults, can be cleared by the following locked sequence:

1. Write the CFCK key into the FCCU_CFK register.
2. Clear the status (flag) bit CFS x .

NOTE

The key must be written for each FCCU_CFS n clear operation.

The FCCU_CFK register is not readable. A read operation always returns 0x0000_0000.




Figure 25-15. FCCU CF Key Register (FCCU_CFK)

Table 25-13. FCCU_CFK field descriptions

Field	Description
CFK	Critical fault key = 0x618B_7A50

25.6.10 FCCU NCF Status Register 0 (FCCU_NCFS0)

The FCCU NCF Status Register 0 (FCCU_NCFS0) contains the latched fault indication collected from the non-critical fault sources (See [Table 25-9](#) FCCU NCF[j]). Faults are latched also in the CONFIG state and independently from the enabling or reactions programmed for the NCF.

No reactions are executed until the FCCU moves in the NORMAL state.

FCCU reacts and moves from the NORMAL state into the ALARM state only if the respective enable bit for a fault is set in the FCCU_NCFEx register and the respective enable bit for the time-out is set in the FCCU_TOEx register.

FCCU reacts and moves from the NORMAL or ALARM state into the FAULT state if the respective enable bit for a fault is set in the FCCU_NCFEx register and the respective enable bit for the time-out is disabled in the FCCU_TOEx register.

FCCU reacts and moves from the ALARM state into the FAULT state if the time-out (FCCU_TO register) is elapsed before to recovery the fault.

The time-out count is stopped only when the FCCU returns in the NORMAL state.

The status bits of the FCCU_NCFS0 register, when configured in the corresponding FCCU_NCFS_CFGn register as software recoverable faults, can be cleared by the following locked sequence:

1. Write the proper key into the FCCU_NCFK register.
2. Clear the status (flag) bit NCFsx → the opcode OP12 is automatically set into the FCCU_CTRL[OPR] field.
3. Wait for the completion of the operation (FCCU_CTRL[OPS] field).

4. Read the FCCU_NCFS0 register in order to verify the effective deletion and in case of failure to repeat the sequence.

As a result of the above sequence, in addition the FAULT interface provides support to clear a fault latched directly in the FAULT root, asserting an ‘internal’ clear signal as the software clears the corresponding Non-critical Fault Status Bit.

The FCCU moves from the FAULT or ALARM state into the NORMAL state if all the source faults that caused the transition into the FAULT state has been removed (hardware recoverable fault) or cleared via software (software recoverable fault). In case of nested faults that are not all recovered, the FCCU remains in the FAULT or ALARM state.

The software application executes the FCCU_NCFS0 read operation by the following sequence:

1. Set the OP10 operation into the FCCU_CTRL[OPR] field.
2. Wait for the completion of the operation (FCCU_CTRL[OPS] field).
3. Read the FCCU_NCFS0 register.

In case of re-configuration of the FCCU (CONFIG state), before to return in NORMAL state the pending status bits into the FCCU_NCFS0 must be cleared in order to avoid a false transition in ALARM/FAULT state.

The following errors are ignored:

- Writing a wrong key into the FCCU_NCFK register
- Attempting to clear a hardware recoverable error

Address: Base + 0x80

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS	NCFS
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-16. FCCU NCF Status Register 0 (FCCU_NCFS0)

Table 25-14. FCCU_NCFS0 field descriptions

Field	Description
NCFSx	Non-critical fault status 0 No non-critical fault latched. 1 Non-critical fault is latched. The status bits related to the non-critical fault configured as hardware recoverable faults are read-only and the flag is self cleared when the fault source (fccu_ncf[j] input) is removed. The status bits related to the critical fault configured as software recoverable faults are write-clear and the software application can recover from a faulty condition.

25.6.11 FCCU NCF Key Register (FCCU_NCFK)

The FCCU NCF Key Register (FCCU_NCFK) implements the key access to clear the status flags of the FCCU_NCFS0 register. The status bits of the FCCU_NCFS0 register, when configured in the corresponding FCCU_NCFS_CFGn register as software recoverable faults, can be cleared by the following locked sequence:

1. Write the key into the FCCU_NCFK register.
2. Clear the status (flag) bit NCFSx.

NOTE

The key must be written to reach FCCU_NCFS0 clear operation.

The FCCU_NCFK register is not readable. A read operation always returns 0x0000_0000.




Figure 25-17. FCCU NCF Key Register (FCCU_NCFK)

Table 25-15. FCCU_NCFK field descriptions

Field	Description
NCFK	Critical fault key = 0xAB34_98FE.

25.6.12 FCCU NCF Enable Register 0 (FCCU_NCFE0)

The FCCU NCF Enable Register 0 (FCCU_NCFE0) enables the non-critical fault sources (see [Table 25-9](#) FCCU_NCF[j]₀) to allow a transition from the NORMAL into the FAULT or ALARM state. In case of fault masking, the respective status bit in the FCCU_NCFS0 register is set (for debugging purposes), but the reaction is masked.

The FCCU_NCFE0 register is accessible in write mode in the CONFIG state only.

Address: Base + 0x94 Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE	NCFE
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	1	1	1	0	0	1	1	1	1	1	1	1	1

Figure 25-18. FCCU NCF Enable Register 0 (FCCU_NCFE0)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-16. FCCU_NCFE0 field descriptions

Field	Description
NCFEx	Non-critical fault enable. 0 No actions following the respective non-critical fault assertion. 1 FCCU moves to ALARM or FAULT state following the respective non-critical fault assertion.

25.6.13 FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0)

The FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0) enables a transition from the NORMAL state into the ALARM state if the respective non-critical fault is enabled (NCFEx and NCFTOEx are set). In case the respective time-out is disabled (NCFTOEx is cleared) and the non-critical fault is enabled (NCFEx is set), the FCCU moves into the FAULT state if the related non-critical fault is asserted. The timer (preset with the time-out value defined by FCCU_TO register) is started when the FCCU moves into the ALARM state. If the fault is not recovered within the time-out period, the FCCU moves from the ALARM state to the FAULT state.

The FCCU_NCFTOE0 register is accessible in write mode in the CONFIG state only.

Address: Base + 0xA4 Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF
W	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE
Reset	0	0	0	0	0	1	1	0	0	0	1	1	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF	NCF
W	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE	TOE
Reset	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 25-19. FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-17. FCCU_NCF_TOE0 field descriptions

Field	Description
NCFTOEx	Non-critical fault time-out enable 0 FCCU moves into the FAULT state if the respective fault is disabled (NCFE[j] is cleared). 1 FCCU moves into the ALARM state if the respective fault is enabled (NCFE[j] is set).

25.6.14 FCCU NCF Time-out Register (FCCU_NCF_TO)

The FCCU NCF Time-out Register (FCCU_NCF_TO) defines the preset value of the timer for the recovery of the non-critical faults (enabled). Once FCCU enters in ALARM state, following the assertion of a non-critical fault enabled (NCFEx and NCFTOEx are set), the timer starts the countdown.

If the fault is not recovered within the time-out period, the FCCU moves from the ALARM state to the FAULT state. If fault recovery is intended before the FCCU moves to the FAULT state, then software must ensure that the FCCU_CFG[FCCU_NCF_TO] and FCCU_CFG[SMRT] bits are appropriately programmed to give enough time for core to respond to and clear the fault.

The FCCU_NCF_TO register is accessible in write mode in the CONFIG state only.




Figure 25-20. FCCU NCF Time-out Register (FCCU_NCF_TO)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-18. FCCU_NCF_TO field descriptions

Field	Description
TO	Non-critical fault timeout $Timeout = (TO) \times T_{RC16MHz}$

25.6.15 FCCU CFG Time-out Register (FCCU_CFG_TO)

The FCCU CFG Time-out Register (FCCU_CFG_TO) defines the preset value of the watchdog timer for the recovery from the CONFIG state. Once the FCCU enters the CONFIG state following a software request (OP1 opcode), the watchdog timer is initialized and starts the countdown if the reset is not asserted.

If the configuration is not completed within the time-out period, the FCCU moves automatically from the CONFIG state to the NORMAL state and the default value for the configuration register is restored. The watchdog time-out is clocked with the RC oscillator clock (16 MHz). The default time-out value is 4,096 ms.

The FCCU_CFG_TO register is accessible in write mode, in any state excluded the CONFIG state as follows the execution of the OP1 opcode (NORMAL to CONFIG state) and until the completion of the OP2 opcode (CONFIG to NORMAL state).

In case of watchdog timeout, the FCCU_CFG_TO register is not accessible until the OP14 operation (CONFIG to NORMAL) has been completed.

Address: Base + 0xB8 Access: User read/write¹

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TO		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 25-21. FCCU CFG Timeout Register (FCCU_CFG_TO)

NOTES:

¹ Writable only in the CONFIG state.

Table 25-19. FCCU_CFG_TO field descriptions

Field	Description
TO	Configuration time-out $Timeout = T_{RC16MHz} \times 2^{(TO + 10)}$ 000 Time-out = 64 μs. ... 111 Time-out = 8,192 ms.

25.6.16 FCCU I/O Control Register (FCCU_EINOUT)

The FCCU I/O Control Register (FCCU_EINOUT) allows the following operations typically in NORMAL state:

- Controlling the FCCU_F[1] pin output level when the FCCU is configured in “Test1” or “Test0” fault output mode (FCCU_CFG[FOM])
- Controlling the FCCU_F[0] pin output level when the FCCU is configured in “Test1” or “Test2” fault output mode (FCCU_CFG[FOM])
- Observing the FCCU_F[1:0] pins input level

NOTE: fccu0 F_{in/out}[j] semantic

The FCCU_F[0:1] system pins are bidirectional. In the register fields of the FCCU I/O Control Register (FCCU_EINOUT), the subscript F_{out} or F_{in} is added to the pin name to distinguish the output from the input path.

Table 25-20. Bi-stable encoding

Mode = FCCU_CFG[FOM]	fccu0 F _{OUT} [0]	fccu0 F _{OUT} [1]
Test1	output	output
Test2	output	input
Test0	input	output

NOTE

Due to the re-synchronization stage of the FCCU_F interface, there is a latency of few safe clock (RC 16 MHz clock) cycles following a write/read operation of the FCCU_EINOUT register.

Address: Base + 0xBC

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	F _{in} 1	F _{IN} 0	0		
W															F _{out} 1	F _{out} 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-22. FCCU I/O Control Register (FCCU_EINOUT)

Table 25-21. FCCU_EINOUT field descriptions

Field	Description
F _{in} 1	FCCU Error input 1 0 When fccu0 F _{in} [1] = 0. 1 When fccu0 F _{in} [1] = 1. The F _{in} 1 Field captures the respective fccu0 F _{in} [1] input signal.
F _{in} 0	FCCU Error input 0 0 When fccu0 F _{in} [0] = 0. 1 When fccu0 F _{in} [0] = 1. The F _{in} 0 captures the fccu0 F _{in} [0] input signal.
F _{out} 1	FCCU Error out 1 (significant only if the FCCU_CFG[FOM] = Test1 or Test0 ≥ fccu_eout[1] configured in output mode) 0 Force fccu0 F _{out} [1] = 0. 1 Force fccu0 F _{out} [1] = 1. The F _{out} 1 sets/clears the respective fccu0 F _{out} [1] output signal if FCCU_CFG[FOM] = 110 or 101. Otherwise, it is a “don't care” value.

Table 25-21. FCCU_EINOUT field descriptions (continued)

Field	Description
F _{out0}	FCCU Error out 0 (significant only if the FCCU_CFG[FOM] = Test1 or Test2 ≥ fccu_eout[0] configured in output mode) 0 Force fccu0 F _{out} [0] = 0. 1 Force fccu0 F _{out} [0] = 1. The F _{out0} sets/clears the respective fccu0 F _{out} [0] output signal if FCCU_CFG[FOM] = 110 or 111. Otherwise, it is a “don’t care” value.

25.6.17 FCCU Status Register (FCCU_STAT)

The FCCU Status Register (FCCU_STAT) provides the FCCU status for debugging/test purposes. The FCCU finite state machine operates by the RC oscillator clock (RC16_{MHz} safe clock) asynchronous from the system clock (IP Bus clock). Therefore the FCCU status read operation requires a safe mechanism operated by a hardware/software synchronization sequence. The software application executes an FCCU status read operation by the following sequence:

1. Set the OP3 operation into the FCCU_CTRL[OPR] field.
2. Wait for the completion of the operation (FCCU_CTRL[OPS] field).
3. Read the FCCU status (FCCU_STAT register).

Address: Base + 0xC0 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	STATUS		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-23. FCCU Status Register (FCCU_STAT)

Table 25-22. FCCU_STAT field descriptions

Field	Description
STATUS	FCCU Status 000 NORMAL state. 001 CONFIG state. 010 ALARM state. 011 FAULT state. Other UNKNOWN state.

25.6.18 FCCU CF Fake Register (FCCU_CFF)

The FCCU CF Fake Register (FCCU_CFF) contains a unique code to set a “critical fault” in mutually exclusive mode by the external FAULT interface. It allows the SW emulation of the critical faults, by the injection of the fault directly in the FAULT root, in order to verify the entire path and reaction. The fault injection mechanism is optional. The reaction following a fake critical fault cannot be masked. The FCCU_CFF is a write-only register with a set of codes corresponding to each critical fault injection.

Address: Base + 0xD8 Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W									FCFC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-24. FCCU CF Fake Register (FCCU_CFF)

Table 25-23. FCCU_CFF field descriptions

Field	Description
FCFC	Fake critical fault code 00h Fake critical fault injection at critical fault source 0 01h Fake critical fault injection at critical fault source 1 02h Fake critical fault injection at critical fault source 2 ... 1Fh Fake critical fault injection at critical fault source 31 others No fault injection These bits are always read as '0' by software.

25.6.19 FCCU NCF Fake Register (FCCU_NCF)

The FCCU NCF Fake Register (FCCU_NCF) contains a unique code to set a “non-critical fault” in mutually exclusive mode by the external FAULT interface. It allows the SW emulation of the non-critical faults, by the injection of the fault directly in the FAULT root, in order to verify the entire path and reaction. The fault injection mechanism is optional. The reaction following a fake non-critical fault can be masked. The FCCU_NCF is a write-only register with a set of codes corresponding to each non-critical fault injection.

Address: Base + 0xDC

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W									FCNFC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-25. FCCU NCF Fake Register (FCCU_NCF)

Table 25-24. FCCU_NCF field descriptions

Field	Description
FCNFC	Fake non-critical fault code 00h Fake non-critical fault injection at non-critical fault source 0 01h Fake non-critical fault injection at non-critical fault source 1 02h Fake non-critical fault injection at non-critical fault source 2 ... 1Fh Fake non-critical fault injection at non-critical fault source 31 others No fault injection These bits are always read as '0' by software.

25.6.20 FCCU IRQ Status Register (FCCU_IRQ_STAT)

The FCCU IRQ Status Register (FCCU_IRQ_STAT) defines the FCCU interrupt status register related to the following events:

- Configuration time-out error
- Alarm interrupt
- NMI interrupt

The external interrupt line “irq_misc_b” is asserted if any interrupt status bit of the FCCU_IRQ_STAT is set and the respective enable bit of the FCCU_IRQ_EN register is also set.

The NMI and ALARM interrupts are asserted and cleared according to the FCCU state. The status bits of the FCCU_IRQ_STAT trace the status of the related interrupt lines.

Address: Base + 0xE0

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	NMI_STAT	ALR_M_STAT	CFG_TO_STAT
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-26. FCCU IRQ Status Register (FCCU_IRQ_STAT)

Table 25-25. FCCU_IRQ_STAT field descriptions

Field	Description
NMI_STAT	NMI Interrupt Status 0 NMI interrupt is OFF. 1 NMI interrupt is ON. NMI_STAT can be only read by software.
ALRM_STAT	Alarm Interrupt Status 0 Alarm interrupt is OFF. 1 Alarm interrupt is ON. ALRM_STAT can be only read by software.
CFG_TO_STAT	Configuration Time-out Status 0 No configuration time-out error. 1 Configuration time-out error. CFG_TO_STAT can be read and cleared by software.

25.6.21 FCCU IRQ Enable Register (FCCU_IRQ_EN)

The FCCU IRQ Enable Register (FCCU_IRQ_EN) defines the FCCU interrupt enable register related to the following event:

- Configuration time-out error

The external interrupt line “irq_misc_b” is asserted if any interrupt status bit of the FCCU_IRQ_STAT is set and the respective enable bit of the FCCU_IRQ_EN register is also set.

Address: Base + 0xE4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CFG_TOI
W																EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-27. FCCU IRQ Enable Register (FCCU_IRQ_EN)

Table 25-26. FCCU_IRQ_EN field descriptions

Field	Description
CFG_TO_IEN	Configuration Time-out Interrupt Enable 0 Configuration time-out interrupt disabled. 1 Configuration time-out interrupt enabled. This bit can be read and written by software.

25.6.22 FCCU XTMR Register (FCCU_XTMR)

The FCCU XTMR Register (FCCU_XTMR) contains the read values of the Alarm, Watchdog, or Safe Mode Request Timer. These timers are clocked on the safe clock.

The software application executes the timer read operation by the following sequence:

1. Set the OP17 or OP18 or OP19 operation into the FCCU_CTRL[OPR] field.
2. Wait for the completion of the operation (FCCU_CTRL[OPS] field).
3. Read the FCCU_XTMR register.

Table 25-27. Timer state/value

Timer	CONFIG State	NORMAL State	ALARM State	FAULT State
ALARM	0x0000_0000	Initial value	Running	Idle/End of count
SMRT	0x0000_0001	Initial value	—	Running/End of count
CFG	Running	0x0001_FFFF	0x0001_FFFF	0x0001_FFFF

Address: Base + 0xE8

Access: User read-only




Figure 25-28. FCCU XTMR Register (FCCU_XTMR)

Table 25-28. FCCU_XTMR field descriptions

Field	Description
XTMR	Alarm/Watchdog/Safe request timer. The current timer value is measured in safe clock (RC_{16MHz} cycles). These bits can be read by the software.

25.6.23 FCCU MCS Register (FCCU_MCS)

The FCCU MCS Register (FCCU_MCS) contains a queue of the last 4 chip modes. MCS0 is the latest one, while MCS3 is the oldest one. In addition, a qualifier indicates if the FCCU is in the FAULT state when the chip mode has been captured. The chip mode is synchronous to the system clock (IP Bus clock) and provided by a different module while the FCCU state is synchronous to the safe clock (RC_{16MHz} safe clock), therefore some uncertainty due to synchronization must be considered regarding the FAULT state indication.

Address: Base + 0xEC

Access: User read-only




Figure 25-29. FCCU MCS Register (FCCU_MCS)

Table 25-29. FCCU_MCS field descriptions

Field	Description
VLx	Valid. It indicates that the corresponding MCSx and FSx fields are valid. 0 MCSx, FSx fields are not significant. 1 MCSx, FSx fields are significant. These bits can be read by software.
FSx	Fault status. It indicates that the corresponding MCSx field has been captured when the FCCU is in FAULT state. 0 MCSx field captured in any state different from the FAULT state. 1 MCSx field captured in FAULT state. These bits can be read by software.
MCSx	Chip mode. The MCSx is the chip mode. The encodings of MCSx are the same as those listed in the ME_MCTL[TARGET_MODE] field description (Table 35-5 in Section 35.3.2.2, Mode Control Register (ME_MCTL)). MCS0 = latest state. MCS3 = oldest state. On any chip mode change, the previous chip modes are shifted (MCS3 = MCS2, MCS2= MCS1, MCS1= MCS0) and the latest one is captured in MCS0. These bits can be read by software.

25.7 Functional description

25.7.1 Definitions

In general, the following definitions are applicable for fault management:

- Hardware recoverable fault: the fault indication is a level-sensitive signal that is asserted as long as the fault cause has not been removed. Typically the fault signal is latched in a external module at the FCCU. The FCCU state transitions are consequently executed on the state changes of the input fault signal. No software intervention in the FCCU is required to recover the fault condition.
- Software recoverable fault: the fault indication is a signal asserted without a defined time duration. The fault signal is captured in the FCCU. The fault recovery is executed following a software recovery procedure (status/flag register clearing).

The following type of reset are applicable (see Chapter 46, Reset Generation Module (MC_RGM)):

- Destructive reset: any type of reset related to a power failure condition that implies a complete system reinitialization
- Long functional reset: it implies the FLASH and digital circuitry (most of it with some exceptions FCCU, STCU) initialization
- Short functional reset: it implies the digital circuitry (most of it with some exceptions FCCU, STCU) initialization.

25.7.2 Finite State Machine (FSM) description

The FCCU module functionality is depicted by the FSM diagram shown in [Figure 25-30](#).

Four basic states are identified with the following meaning:

- **CONFIG:** the configuration state is used only to modify the default configuration of the FCCU. A sub-set of the FCCU registers, dedicated to define the FCCU configuration (global configuration, reactions to fault, time-out, non-critical fault masking) can be accessed in write mode only in the CONFIG state.

The CONFIG state is accessible only from NORMAL state and if the configuration is not locked. The configuration lock can be disabled only by a global reset of the FCCU. The configuration shall always be locked when running a safety critical application.

The CONFIG to NORMAL state transition can be executed by software or automatically following a time-out condition of the watchdog.

The incoming faults, occurring during the configuration phase (CONFIG state) are latched in order to process them when the FCCU is moved into the NORMAL state, according to the selected configuration.

- **NORMAL:** the FCCU operating state when no faults are occurring. It is also the default state on the reset exit. Following one of the following events:
 - Critical faults → the FCCU moves to the FAULT state
 - Unmasked non-critical faults with the time-out disabled → the FCCU moves to the FAULT state
 - Unmasked non-critical faults with the time-out enabled → the FCCU moves to the ALARM state
 - Masked non-critical faults → the FCCU stays in NORMAL state
- **ALARM:** the FCCU moves into the ALARM state when an unmasked non-critical fault occurs and the time-out is enabled. The transition to the ALARM state goes along with an interrupt. By definition, this fault may be recovered within a programmable time-out period, before it generates a transition to the FAULT state. The time-out is reinitialized if the FCCU state moves to the NORMAL state. The time-out is stopped if the FCCU state moves to the FAULT state due to a critical-fault occurring when the FCCU is in ALARM state. The time-out restarts following the recovery from the FAULT state.
- **FAULT:** the FCCU moves into the FAULT state when one of the following condition occurs:
 - Critical fault
 - Time-out related to a non-critical fault when the FCCU is in the ALARM state
 - Unmasked non-critical faults with the time-out disabled
- The transition from NORMAL/ALARM state goes along with the generation of:
 - NMI interrupt
 - FCCU_F[0:1] signaling
 - Safe mode request after a certain amount of time
 - Software option: Soft reaction (Short functional reset)
 - Software option: Hard reaction (Long functional reset)




Figure 25-30. FCCU state diagram

25.7.3 Definition of critical signals

The safety concept requires monitoring critical signals from the TCU, JTAGC, NPC, SSCM, STCU, and other modules by the FCCU during normal application operation when the system is not being debugged or in any other special mode different from normal application execution mode like test mode. In order to identify the right set of signals that need to be monitored, the following definition is used for critical signals:

A Critical Signal that must continuously be monitored meets at least one of the following conditions:

- Any signal on the PXS30 that can disable (in case of a fault) a function of an IP module and its replica in the same way and a detection is not possible by other measures.
- Any signal on the PXS30 that can disable the Safety Function (without annunciation) and the detection mechanisms at the same time.

Other requirements:

- There must not be any signal on the PXS30 that can disable the Safety Function (without annunciation) and all fault annunciation mechanisms at the same time.

25.7.4 Self-checking capabilities

The FCCU includes some features to support self-checking capabilities of the main FSM in running mode. The FSM unit is duplicated and its state (internal state and relevant outputs) is checked by 2 RCCx units (cycle accurate). The following checks (per IRCOSC clock cycle) are provided by the RCCUx units:

- all the FSM outputs and its internal state for the redundant FSM instances are checked to detect runtime faults on the FSM outputs and its internal state
- parity bits (computed at byte level) on the configuration registers are checked to detect runtime faults on the configuration inputs of the FSM
- parity bits (computed at byte level) on the interface used to clear the FCCU_CFS_x and FCCU_NCFS_x status registers
- FCCU_F protocol state in dual-rail, time-switching and bi-stable mode
- common mode signals (handshake interface signals activated only in CONFIG state) congruence with the FSM state

In case of failure, each RCCx unit provides an interrupt request.

The RCCx state is frozen in a status register.

To guarantee the self checking capabilities through the FAULT interface, each critical fault source must be duplicated on a couple of CF inputs.

Two separate IRCOSC clock inputs are routed to the redundant sub-modules (FSM_x, RCC_x, FCCU_F_x, FAULT-if). An external (to the FCCU) monitor of the IRCOSC clocks and an external reaction ('functional' reset to the MC_RGM) is required to cover potential fault on the IRCOSC clocks.

Self checking capabilities cover the HW reaction of the FCCU due to the assertion of an external fault. The register interface and the handshake modules are not covered by self-checking capabilities. Any operation executed by SW (configuration, fault recovery) must be cross-verified by redundancy checks via SW (registers read following a write/clear operation, internal FCCU state, and so on).

A typical sequence with self checking failure and related reaction is given in [Figure 25-31](#).




Figure 25-31. Self-checking reaction

25.7.5 Reset interface

The FCCU has two input resets and two output resets related to the FAULT state.

Table 25-30. Reset sources

Reset source	Support
External reset	enabled

Table 25-30. Reset sources (continued)

POR	enabled
STCU	enabled
'Functional' reset	disabled
'Destructive' reset	enabled

25.7.6 Fault priority scheme and nesting

The FAULT state has a higher priority than the ALARM state in case of concurrent fault events (critical and non-critical) that occur in the NORMAL state. In case of concurrent critical faults, the fault reaction corresponds to the worst case (that is, a long functional reset is asserted in case it has been programmed).

The ALARM to FAULT state transition occurs if a critical fault or a non-critical fault (unmasked and with time-out disabled) is asserted in the ALARM state.

Any critical fault (programmed to react with a hard or soft reaction) that occurs when the FCCU is already in the FAULT state causes an immediate hard or soft reaction (long or short functional reset).

The ALARM to NORMAL state transition occurs only if all the non-critical faults (including the faults that have been collected after the entry in the ALARM state) have been cleared (software or hardware recovery). Otherwise, the FCCU remains in the ALARM state.

The FAULT to NORMAL state transition occurs only if all the critical and non-critical faults (including the faults that have been collected after the entry in the FAULT/ALARM state) have been cleared (software or hardware recovery). Otherwise, the FCCU remains in the FAULT state (if any critical fault is still pending) or returns to the ALARM state (if any non-critical fault is still pending and the time-out has not elapsed).

In general, no fault nesting is supported except for the non-critical versus critical faults that cause an ALARM to FAULT state transition. In this case, the NCT timer is stopped until the FAULT state is recovered.

25.7.7 Fault recovery

The following timing diagrams describe the main use cases of the FCCU in terms of fault events and related recovery.

A typical sequence related to a critical FAULT management, given in [Figure 25-32](#) or [Figure 25-33](#), is following described:

- Critical fault assertion
- FCCU state transition (automatic): NORMAL → FAULT
 - Short 'functional' reset
 - NMI assertion
 - SAFE mode request (delayed)
- Chip mode transition: RUN → RESET → SAFE
- NMI interrupt management

- FAULT recovery (by SW): FCCU state transition FAULT → NORMAL
- Chip mode transition: *SAFE* → *RUN*




Figure 25-32. Critical FAULT recovery (a)




Figure 25-33. Critical FAULT recovery (b)

A typical sequence related to a non-critical FAULT management (ALARM state), given in [Figure 25-34](#) and [Figure 25-35](#), is following described:

- Non-critical fault assertion

- FCCU state transition (automatic): NORMAL → ALARM
 - alarm interrupt request
 - time-out running
- Chip mode: RUN
- Alarm interrupt management
 - FAULT recovery (by SW): FCCU state transition ALARM → NORMAL




Figure 25-34. Non-critical FAULT (ALARM state) recovery (a)




Figure 25-35. Non-critical FAULT (ALARM state) recovery (b)

A typical sequence related to a non-critical FAULT management (ALARM → FAULT state), given in [Figure 25-36](#), is following described:

- Non-critical fault assertion
- FCCU state transition (automatic): NORMAL → ALARM
 - Alarm interrupt request
 - Time-out running

- FCCU state transition (following the time-out trigger): ALARM → FAULT
 - NMI assertion
 - SAFE mode request (delayed)
- Chip mode transition: RUN → SAFE
- NMI interrupt management
 - FAULT recovery (by SW): FCCU state transition FAULT → NORMAL
 - System state transition: SAFE → RUN




Figure 25-36. Non-critical FAULT (ALARM -> FAULT state) recovery

A typical sequence related to a critical FAULT (with nesting) management, given in [Figure 25-37](#), is following described:

- Critical fault assertion (no short or long ‘functional’ reset)
- FCCU state transition (automatic): NORMAL → FAULT
 - NMI assertion
 - SAFE mode request (delayed)
- Chip mode state transition: RUN → SAFE
- Critical fault assertion
 - Short ‘functional’ reset
- Chip mode transition: SAFE → RESET

- NMI interrupt management
 - FAULT recovery (by SW): FCCU state transition FAULT → NORMAL
 - System state transition: SAFE → RUN




Figure 25-37. Critical FAULT (nesting) recovery

A typical sequence related to a critical FAULT (with non-critical fault nesting) management (ALARM → FAULT → ALARM state), given in Figure 25-38, where the faults are recovered sequentially, is following described:

- Non-critical fault assertion
- FCCU state transition (automatic): NORMAL → ALARM
 - Alarm interrupt request
 - Time-out running
- Critical fault assertion
- FCCU state transition (automatic): ALARM → FAULT
 - NMI assertion
 - SAFE mode request
- Chip mode transition: RUN → SAFE
- NMI interrupt management
 - FAULT (CF) recovery (by SW): FCCU state transition FAULT → ALARM, because only the critical fault has been recovered
 - Chip mode transition: SAFE → RUN

- Time-out is still running
- Alarm interrupt management
 - FAULT (NCF) recovery (by SW): FCCU state transition ALARM → NORMAL




Figure 25-38. Critical FAULT (and non-critical FAULT nesting) recovery

25.7.8 FCCU fault inputs

25.7.8.1 Monitoring JTAGC and NPC

The FCCU monitors all JTAGC and NPC signals routed to both parts of the PXS30 (JTAGC and NPC output signals routed to both parts of the SoR) that could influence the normal operation of the device. The state of the JCOMP pin determines whether the system is being debugged (JTAGC not in reset) or whether it is operating in normal application mode (JTAGC in reset). As soon as the state of one of the signals being monitored deviates from its correct state in the normal application mode, the FCCU signals a fault condition.

It is important to safe state NPC signals before asserting JCOMP to the device since this may trigger the monitoring circuit. Users should disable Nexus tracing before JCOMP is asserted.

Table 25-31 defines the debug-related signals that are monitored by the FCCU.

Table 25-31. Debug signals monitored by the FCCU

Module	Signal Name	Inactive State
JTAGC	jtag_test_ctrl[7]	0
JTAGC	jtag_rst_b	1
NPC	ipp_port_en_fpm	0
NPC	ipp_port_en_rpm	0
NPC	ipp_port_en_mseo_b	0
NPC	ipp_obe_evt	0

25.7.9 Module outputs

The FCCU controls two dedicated error out pins: F[0] and F[1]. These dedicated pins are not controlled by the SIUL. The state of the output pins is readable by application software via the IPS interface of the FCCU. During power-on reset, these pins are set to high impedance.

An internal functional or destructive reset does not affect the state of the error out pads.

The FCCU generates IRQ signals listed in [Chapter 32, Interrupt Controller \(INTC\)](#), and reset signals listed in [Chapter 46, Reset Generation Module \(MC_RGM\)](#).

25.7.10 WKUP/NMI interface

The NMI signal internally generated by FCCU is masked when:

- FCCU asynchronous reset
- Chip mode = RESET

and un-masked when:

- A SW change request of the chip mode is triggered

The logical scheme is given in [Figure 25-39](#).




Figure 25-39. NMI/WKUP scheme

25.7.11 STCU interface

The STCU interface includes:

- A set of signals resulting from the self-checking procedure connected externally at the FCCU critical/non-critical faults. The STCU fault signals are processed by the FCCU when the chip is re-booted following the self-testing procedure. The STCU includes also a status register that stores the self-testing results (flags).
- A mask that inhibits the FCCU_F dummy signaling until the STCU self-checking procedure has been completed.
- During the self-testing procedure, depending on the STCU results, three cases are applicable:
 - The STCU completes the self-testing procedure successfully. The chip re-boots and the FCCU is responsible to provide a reaction. (See Case A, [Figure 25-40](#).)
 - The STCU completes the self-testing procedure with low severity failures. The FCCU is responsible to provide the proper reactions according to the fault occurred. (See Case B, [Figure 25-41](#).)
 - The STCU completes the self-testing procedure with serious failures. The FCCU or other critical parts of the chip could not be able to provide the proper reaction. STCU should keep permanently the chip in RESET state. This feature is optionally programmable inside the STCU. (See Case C, [Figure 25-42](#).)




Figure 25-40. STCU-FCCU case A




Figure 25-41. STCU-FCCU case B




Figure 25-42. STCU-FCCU Case C

For details related to the STCU, see [Chapter 50, Self-Test Control Unit \(STCU\)](#).

25.7.12 NVM interface

The NVM provides the FCCU with the initial configuration information shown in [Table 25-32](#).

Table 25-32. NVM configuration

Flash memory option bit locations	Description
BIU4[20]	Initial FCCU_CFG.CM value
BIU4[21]	Initial FCCU_CFG.SM value
BIU4[22]	Initial FCCU_CFG.PS value
BIU4[23:25]	Initial FCCU_CFG.FOM value
BIU4[26:31]	Initial FCCU_CFG.FOP value

Figure 25-43 shows the FCCU configuration sequence after a power-on, ‘destructive’, or external reset.




Figure 25-43. NVM interface

25.7.13 FCCU_F interface

The FCCU provides two external bidirectional signals (FCCU_F[0:1] interface). Different protocols for the FCCU_F[0:1] interface are supported, selecting the FCCU_CFG[FOM] bitfield:

- Dual rail protocol
- Time switching protocol
- Bi-stable protocol
- Test mode

The signal polarity and the frequency can be programmed by setting the FCCU_CFG[PS] and FCCU_CFG[FOP] bitfields. All the diagrams and tables are related to the default configuration selection (FCCU_CFG[FOP] = 0), switching mode (FCCU_CFG[SM] = 0) and configuration mode (FCCU_CFG[CM] = 0). In case of inverted polarity (FCCU_CFG[FOP] = 1) all the values on the FCCU_F[0:1] output pins are inverted.

Two modes can be programmed to define the FCCU_F[0:1] protocol transitions in dual-rail or time-switching mode:

- Slow switching mode: no FCCU_F[0:1] frequency violation during the FCCU state transition (NORMAL to ERROR or vice versa and CONFIG to NORMAL). The FCCU_F[0:1] protocol transition occurs after a max delay equal to the duration of the semi-period of the FCCU_F[0:1] frequency.
- Fast switching mode: The FCCU_F[0:1] protocol transition (NORMAL to ERROR or vice versa and CONFIG to NORMAL) occurs immediately. A pulse with the minimum duration

corresponding to 16 MHz / 1024 (safe clock) period can occur in fast switching mode. It implies a frequency violation of the FCCU_F[0:1] protocol.

Two modes, depending on the FCCU_CFG[CM] bit setting, can be programmed to define the FCCU_F[0:1] protocol in CONFIG state:

- Configuration labelling: the CONFIG state is marked by a specific FCCU_F[0:1] setting
- Configuration transparency: the CONFIG and NORMAL state are equivalent

The FCCU_F[0:1] frequency is programmable based on the RC oscillator frequency divided by a fixed prescaler (1024).

The external monitor of the FCCU_F[0:1] protocol should oversample the FCCU_F[0:1] signals in order to synchronize periodically the external clock (used by the monitor) and the safe clock detecting the edge transition of the FCCU_F[0:1] protocol in dual-rail or time-switching mode.

NOTE

After the reset phase, the initial values of the FCCU_CFG[CM], FCCU_CFG[SM], FCCU_CFG[PS], FCCU_CFG[FOP], FCCU_CFG[FOM] bitfields are set by the NVM interface (nvm_cfg[11:0]).

25.7.13.1 Dual-rail protocol

Dual-rail encoding is an alternate method for encoding bits. In contrast with classical encoding, where each signal carries a single-bit value, dual-rail encoded circuits use two wires to carry each bit. The encoding scheme is shown in [Table 25-33](#) and the related timing diagram is shown in [Figure 25-44](#) and [Figure 25-45](#).

Table 25-33. Dual-rail encoding

Logical state	Dual-rail encoding (output pins fccu_eout[1:0])	Note
Non-faulty	10	Toggling
Non-faulty	01	
Faulty	00	Toggling
Faulty	11	
Reset	High-impedance	No Toggling
Configuration	High-impedance	When FCCU_CFG[CM] = 0
	= Non-faulty	When FCCU_CFG[CM] = 1

As long as FCCU is in NORMAL or ALARM state, the output shows a “non-faulty” signal. Output pins FCCU_F[0] and FCCU_F[1] toggle between 01 and 10 with a given frequency. By default, the frequency is the RC oscillator frequency divided by 18×1024 .

In the RESET phase, the output pins are set as high impedance.




Figure 25-44. Dual-rail protocol (slow switching mode)




Figure 25-45. Dual-rail protocol (fast switching mode)

25.7.13.2 Time switching protocol

The encoding scheme is shown in [Table 25-34](#) and the related timing diagram is shown in [Figure 25-46](#).

Table 25-34. Time switching encoding

Logical state	Time switching encoding (output pins fccu_eout[1:0])	Note
Non-faulty	10	Toggling
Non-faulty	01	
Faulty	10	No Toggling
Reset	High-impedance	No Toggling
Configuration	01	When FCCU_CFG[CM] = 0
	= Non-faulty	When FCCU_CFG[CM] = 1

As long as FCCU is in NORMAL or ALARM state, outputs show a “non-faulty” signal. Output pins #0, #1 toggle between 01 and 10 with a given frequency. By default, the frequency is the RC oscillator frequency divided by 18×1024 .

In the FAULT state, the output pin FCCU_F[0] is set as low.

In Time Switching mode, the second output (FCCU_F[1]) is the inverted signal of first output (fcpu_eout[0]). Values 00 on the outputs indicate a fault in the error out protocol itself. This state must be considered as critical fault, because no reliable error out indication is available any more.

In the RESET phase the output pins are set as “high impedance.”

NOTE

Figure 25-46 is formatted to display the behavior in all four phases (reset, normal, error, and config), not to imply transitions between one phase to another. In particular, transition from error phase to config phase is not possible.




Figure 25-46. Time-switching protocol

25.7.13.3 Bi-stable protocol

The encoding scheme is shown in Table 25-35 and the related timing diagram is shown in Figure 25-47.

Table 25-35. Bi-stable encoding

Logical state	Bi-stable encoding (output pins FCCU_F[1:0])	Note
Non-faulty	01	No Toggling
Faulty	10	No Toggling
Reset	High-impedance	No Toggling
Configuration	10	When FCCU_CFG[CM] = 0
	= Non-faulty	When FCCU_CFG[CM] = 1

In the FAULT state, the faulty logical state is indicated. In NORMAL or ALARM state, “no-faulty” state is indicated. In Bi-stable mode the second output (FCCU_F[1]) is the inverted signal of first output (FCCU_F[0]).

In the RESET phase, the output pins are set as “high impedance.”

NOTE

Figure 25-47 is formatted to display the behavior in all four phases (reset, normal, error, and config), not to imply transitions between one phase to another. In particular, transition from error phase to config phase is not possible.




Figure 25-47. Bi-stable protocol

Chapter 26

Fast Ethernet Controller (FEC)

26.1 Introduction

26.1.1 Overview

The Fast Ethernet Controller (FEC) is an Ethernet media access controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports three different standard MAC-PHY (physical) interfaces for connection to an external Ethernet transceiver. The FEC supports the 10/100 Mbps MII and the 10 Mbps-only 7-wire interface, which uses a subset of the MII signals.

The descriptor controller is a RISC-based controller that provides the following functions in the FEC:

- Initialization (those internal registers not initialized by the user or hardware)
- High level control of the DMA channels (initiating DMA transfers)
- Interpreting buffer descriptors
- Address recognition for receive frames
- Random number generation for transmit collision backoff timer

NOTE

DMA references in this section refer to the FEC's DMA engine. This DMA engine is for the transfer of FEC data only, and is not related to the eDMA controller described in [Chapter 19, Enhanced Direct Memory Access \(eDMA\)](#).

The RAM FIFO is the focal point of all data flow in the fast Ethernet controller and is divided into transmit and receive FIFOs. The FIFO boundaries are programmable using the FRSR register. User data flows to/from the DMA block from/to the receive/transmit FIFOs. Transmit data flows from the transmit FIFO into the transmit block and receive data flows from the receive block into the receive FIFO.

The user controls the FEC by writing, through the slave interface module, into control registers located in each block. The CSR (control and status register) block provides global control (e.g., Ethernet reset and enable) and interrupt handling registers.

The MII block provides a serial channel for control/status communication with the external physical layer device (transceiver). This serial channel consists of the MDC (management data clock) and MDIO (management data input/output) lines of the MII interface.

The DMA block provides multiple channels allowing transmit data, transmit descriptor, receive data, and receive descriptor accesses to run independently.

The transmit and receive blocks provide the Ethernet MAC functionality (with some assist from microcode).

The message information block (MIB) maintains counters for a variety of network events and statistics. It is not necessary for operation of the FEC but provides valuable counters for network management. The

counters supported are the RMON (RFC 1757) Ethernet Statistics group and some of the IEEE 802.3 counters.

26.1.2 Block diagram

The block diagram of the FEC is shown below. The FEC is implemented with a combination of hardware and microcode. The off-chip (Ethernet) interfaces are compliant with industry and IEEE® 802.3 standards.




Figure 26-1. FEC block diagram

26.1.3 Features

The FEC incorporates the following features:

- Support for three different Ethernet physical interfaces:
 - 100-Mbps IEEE 802.3 MII
 - 10-Mbps IEEE 802.3 MII
 - 10-Mbps 7-wire interface (industry standard)
- Built-in FIFO and DMA controller
- IEEE 802.3 MAC (compliant with IEEE 802.3 1998 edition)
- Programmable max frame length supports IEEE 802.1 VLAN tags and priority
- IEEE 802.3 full duplex flow control
- Support for full-duplex operation (200 Mbps throughput) with a system clock rate of 100 MHz using the external FEC_TX_CLK or FEC_RX_CLK
- Support for half-duplex operation (100 Mbps throughput) with a system clock rate of 50 MHz using the external FEC_TX_CLK or FEC_RX_CLK
- Retransmission from transmit FIFO following a collision (no system bus utilization)
- Automatic internal flushing of the receive FIFO for runts (collision fragments) and address recognition rejects (no system bus utilization)
- Address recognition
 - Frames with broadcast address may be always accepted or always rejected
 - Exact match for single 48-bit individual (unicast) address
 - Hash (64-bit hash) check of individual (unicast) addresses
 - Hash (64-bit hash) check of group (multicast) addresses
 - Promiscuous mode
- RMON and IEEE statistics
- Interrupts for network activity and error conditions

26.2 Modes of operation

The primary operational modes are described in this section.

26.2.1 Full and half duplex operation

Full duplex mode is intended for use on point-to-point links between switches or end node to switch. Half duplex mode is used in connections between an end node and a repeater or between repeaters. Selection of the duplex mode is controlled by TCR[FDEN].

When configured for full duplex mode, flow control may be enabled. Refer to the TCR[RFC_PAUSE] and TCR[TFC_PAUSE] bits, the RCR[FCE] bit, and [Section 26.4.10, Full duplex flow control](#), for more details.

Throughputs of 200 Mbps in full duplex operations and 100 Mbps in half-duplex operations can be attained.

26.2.2 Interface options

The following interface options are supported. A detailed discussion of the interface configurations is provided in [Section 26.4.5, Network interface options](#).

26.2.2.1 10 Mbps and 100 Mbps MII interface

MII is the media-independent interface defined by the IEEE 802.3 standard for 10/100 Mbps operation. The MAC-PHY interface may be configured to operate in MII mode by asserting RCR[MII_MODE].

The speed of operation is determined by the FEC_TX_CLK and FEC_RX_CLK signals, which are driven by the external transceiver. The transceiver can auto-negotiate the speed, or it can be controlled by software via the serial management interface (FEC_MDC/FEC_MDIO signals) to the transceiver. Refer to the MMFR and MSCR register descriptions as well as the section on the MII for a description of how to read and write registers in the transceiver via this interface.

26.2.2.2 10 Mbps 7-wire interface operation

The FEC supports a 7-wire interface as used by many 10 Mbps ethernet transceivers. The RCR[MII_MODE] bit controls this functionality. If this bit is deasserted, the MII mode is disabled and the 10 Mbps, 7-wire mode is enabled.

26.2.3 Address recognition options

The address options supported are promiscuous, broadcast reject, individual address (hash or exact match), and multicast hash match. Address recognition options are discussed in detail in [Section 26.4.8, Ethernet address recognition](#).

26.2.4 Internal loopback

Internal loopback mode is selected via RCR[LOOP]. Loopback mode is discussed in detail in [Section 26.4.13, Internal and external loopback](#).

26.3 Programming model

This section gives an overview of the registers, followed by a description of the buffers.

The FEC is programmed by a combination of control/status registers (CSRs) and buffer descriptors. The CSRs are used for mode control and to extract global status information. The descriptors are used to pass data buffers and related buffer information between the hardware and software.

26.3.1 Top level module memory map

The FEC implementation requires a 1 KB memory map space. This is divided into two sections of 512 bytes each. The first is used for control/status registers. The second contains event/statistic counters held in the MIB block. [Table 26-1](#) defines the top level memory map. All accesses to and from the FEC memory map must be via 32-bit accesses. Accesses other than 32-bit are not supported.

Table 26-1. FEC module memory map

Address	Function
FFF4_C000 (Base Address) – FFF4_C1FF	Control/status registers
FFF4_C200 – FFF4_C3FF	MIB block counters

26.3.2 Detailed memory map (control/status registers)

[Table 26-2](#) shows the FEC register memory map with each register address, name, and a brief description. The base address of the FEC registers is 0xFFF4_C000.

NOTE

Some memory locations are not documented. The actual FEC memory map is from 0xFFF4_C000 to 0xFFF4_C5FF. Also, some bits in otherwise documented registers are not documented. These memory locations and bits are not needed for the FEC software driver. They are used mainly by the FEC subblocks for the FEC operation and happen to be visible through the slave interface.

Errant writes to these locations can corrupt FEC operation. Because the FEC is a system bus master, errant writes also can result in the corruption of any memory-mapped location in the system. However, even errant writes to documented FEC memory locations can cause the same corruption.

Table 26-2. FEC register memory map

Offset from FEC_BASE (0xFFF4_C000)	Register	Access ^{1, 2}	Reset Value ³	Location
0x0000	FEC_ID—FEC Identification Register	R	0x0000_0600	on page 26-9
0x0004	EIR—Interrupt Event Register	R/W	0x0000_0000	on page 26-10
0x0008	EIMR—Interrupt Mask Register	R/W	0x0000_0000	on page 26-12
0x000C–0x000F	Reserved			
0x0010	RDAR—Receive Descriptor Active Register	R/W	0x0000_0000	on page 26-14
0x0014	TDAR—Transmit Descriptor Active Register	R/W	0x0000_0000	on page 26-14
0x0018–0x0023	Reserved			
0x0024	ECR—Ethernet Control Register	R/W	0xF000_0000	on page 26-15
0x0028–0x003F	Reserved			

Table 26-2. FEC register memory map (continued)

Offset from FEC_BASE (0xFFF4_C000)	Register	Access ^{1, 2}	Reset Value ³	Location
0x0040	MMFR—MII Management Frame Register	R/W	0xUUUU_UUU U ⁴	on page 26-16
0x0044	MSCR—MII Speed Control Register	R/W	0x0000_0000	on page 26-17
0x0048–0x0063	Reserved			
0x0064	MIBC—MIB Control/Status Register	R/W	0xC000_0000	on page 26-18
0x0068–0x0083	Reserved			
0x0084	RCR—Receive Control Register	R/W	0x05EE_0001	on page 26-19
0x0088	R_HASH—Receive Hash Register	R/W	0x0000_0000	on page 26-20
0x008C–0x00C3	Reserved			
0x00C4	TCR—Transmit Control Register	R/W	0x0000_0000	on page 26-21
0x00C8–0x00E3	Reserved			
0x00E4	PALR—MAC Address Low Register	R/W	0xUUUU_UUUU ⁴	on page 26-22
0x00E8	PAUR—MAC Address Upper Register + Type Field Register	R/W	0xUUUU_8808 4	on page 26-23
0x00EC	OPD—Opcode + Pause Duration Fields Register	R/W	0x0001_UUUU 4	on page 26-23
0x00F0–0x0117	Reserved			
0x0118	IAUR—Descriptor Individual Upper Address Register	R/W	0xUUUU_UUUU ⁴	on page 26-24
0x011C	IALR—Descriptor Individual Lower Address Register	R/W	0xUUUU_UUUU ⁴	on page 26-25
0x0120	GAUR—Descriptor Group Upper Address Register	R/W	0xUUUU_UUUU ⁴	on page 26-25
0x0124	GALR—Descriptor Group Lower Address Register	R/W	0xUUUU_UUUU ⁴	on page 26-26
0x0128–0x013F	Reserved			
0x0140	FIFO_ID— FIFO Identification Register	R	0x0000_0400	on page 26-27
0x0144	TFWR—Transmit FIFO Watermark Register	R/W	0x0000_0000	on page 26-27
0x0148–0x014B	Reserved			
0x014C	FRBR—FIFO Receive Bound Register	R	0x0000_0600	on page 26-28
0x0150	FRSR—FIFO Receive FIFO Start Registers	R	0x0000_0500	on page 26-29
0x0154–0x017F	Reserved			
0x0180	ERDSR—Pointer to Receive Descriptor Ring Register	R/W	0xUUUU_UUUU ⁴	on page 26-29
0x0184	ETDSR—Transmit Buffer Descriptor Ring Start Register	R/W	0xUUUU_UUUU ⁴	on page 26-30

Table 26-2. FEC register memory map (continued)

Offset from FEC_BASE (0xFFFF4_C000)	Register	Access ^{1, 2}	Reset Value ³	Location
0x0188	EMRBR—Receive Buffer Size Register	R/W	0xUUUU_UUUU ⁴	on page 26-31
0x018C–0x01FF	Reserved			
0x0200–0x02E0	MIB Block Counters Memory Map (see Table 26-3)			
0x02E4–0x3FFF	Reserved			

NOTES:

- ¹ All accesses to and from the FEC memory map must be via 32-bit accesses. Accesses other than 32-bit are not supported.
- ² In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ³ In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ⁴ One or more bits (indicated by “U”) are of indeterminate value at Reset. See register for more information.

26.3.3 MIB Block Counters Memory Map

Table 26-3 defines the MIB Counters memory map, which defines the locations in the MIB RAM space where hardware-maintained counters reside. These fall in the 0xFFFF4_C200 – 0xFFFF4_C3FF address offset range. The counters are divided into two groups.

- RMON counters are included, which cover the Ethernet Statistics counters defined in RFC 1757. In addition to the counters defined in the Ethernet Statistics group, a counter is included to count truncated frames as the FEC only supports frame lengths up to a maximum of 2047 bytes. The RMON counters are implemented independently for transmit and receive to ensure accurate network statistics when operating in full duplex mode.
- IEEE counters are included, which support the Mandatory and Recommended counter packages defined in section 5 of ANSI/IEEE Std. 802.3 (1998 edition). The IEEE Basic Package objects are supported by the FEC but do not require counters in the MIB block. In addition, some of the recommended package objects that are supported do not require MIB counters. Counters for transmit and receive full duplex flow control frames are included as well.

Table 26-3. MIB Counters Memory Map

Offset from FEC_BASE (0xFFFF4_C000) ¹	Mnemonic	Description
0x0200	RMON_T_DROP	Count of frames not counted correctly
0x0204	RMON_T_PACKETS	RMON Tx packet count
0x0208	RMON_T_BC_PKT	RMON Tx Broadcast Packets
0x020C	RMON_T_MC_PKT	RMON Tx Multicast Packets
0x0210	RMON_T_CRC_ALIGN	RMON Tx Packets w CRC/Align error
0x0214	RMON_T_UNDERSIZE	RMON Tx Packets < 64 bytes, good CRC
0x0218	RMON_T_OVERSIZE	RMON Tx Packets > MAX_FL bytes, good CRC

Table 26-3. MIB Counters Memory Map (continued)

Offset from FEC_BASE (0xFFF4_C000) ¹	Mnemonic	Description
0x021C	RMON_T_FRAG	RMON Tx Packets < 64 bytes, bad CRC
0x0220	RMON_T_JAB	RMON Tx Packets > MAX_FL bytes, bad CRC
0x0224	RMON_T_COL	RMON Tx collision count
0x0228	RMON_T_P64	RMON Tx 64 byte packets
0x022C	RMON_T_P65TO127	RMON Tx 65 to 127 byte packets
0x0230	RMON_T_P128TO255	RMON Tx 128 to 255 byte packets
0x0234	RMON_T_P256TO511	RMON Tx 256 to 511 byte packets
0x0238	RMON_T_P512TO1023	RMON Tx 512 to 1023 byte packets
0x023C	RMON_T_P1024TO2047	RMON Tx 1024 to 2047 byte packets
0x0240	RMON_T_P_GTE2048	RMON Tx packets w > 2048 bytes
0x0244	RMON_T_OCTETS	RMON Tx Octets
0x0248	IEEE_T_DROP	Count of frames not counted correctly
0x024C	IEEE_T_FRAME_OK	Frames Transmitted OK
0x0250	IEEE_T_1COL	Frames Transmitted with Single Collision
0x0254	IEEE_T_MCOL	Frames Transmitted with Multiple Collisions
0x0258	IEEE_T_DEF	Frames Transmitted after Deferral Delay
0x025C	IEEE_T_LCOL	Frames Transmitted with Late Collision
0x0260	IEEE_T_EXCOL	Frames Transmitted with Excessive Collisions
0x0264	IEEE_T_MACERR	Frames Transmitted with Tx FIFO Underrun
0x0268	IEEE_T_CSERR	Frames Transmitted with Carrier Sense Error
0x026C	IEEE_T_SQE	Frames Transmitted with SQE Error
0x0270	IEEE_T_FDXFC	Flow Control Pause frames transmitted
0x0274	IEEE_T_OCTETS_OK	Octet count for Frames Transmitted w/o Error
0x0278–0x027F	—	Reserved
0x0280	RMON_R_DROP	Count of frames not counted correctly
0x0284	RMON_R_PACKETS	RMON Rx packet count
0x0288	RMON_R_BC_PKT	RMON Rx Broadcast Packets
0x028C	RMON_R_MC_PKT	RMON Rx Multicast Packets
0x0290	RMON_R_CRC_ALIGN	RMON Rx Packets w CRC/Align error
0x0294	RMON_R_UNDERSIZE	RMON Rx Packets < 64 bytes, good CRC
0x0298	RMON_R_OVERSIZE	RMON Rx Packets > MAX_FL bytes, good CRC
0x029C	RMON_R_FRAG	RMON Rx Packets < 64 bytes, bad CRC
0x02A0	RMON_R_JAB	RMON Rx Packets > MAX_FL bytes, bad CRC

Table 26-3. MIB Counters Memory Map (continued)

Offset from FEC_BASE (0xFFF4_C000) ¹	Mnemonic	Description
0x02A4–0x02A7	—	Reserved
0x02A8	RMON_R_P64	RMON Rx 64 byte packets
0x02AC	RMON_R_P65TO127	RMON Rx 65 to 127 byte packets
0x02B0	RMON_R_P128TO255	RMON Rx 128 to 255 byte packets
0x02B4	RMON_R_P256TO511	RMON Rx 256 to 511 byte packets
0x02B8	RMON_R_P512TO1023	RMON Rx 512 to 1023 byte packets
0x02BC	RMON_R_P1024TO2047	RMON Rx 1024 to 2047 byte packets
0x02C0	RMON_R_P_GTE2048	RMON Rx packets w > 2048 bytes
0x02C4	RMON_R_OCTETS	RMON Rx Octets
0x02C8	IEEE_R_DROP	Count of frames not counted correctly
0x02CC	IEEE_R_FRAME_OK	Frames Received OK
0x02D0	IEEE_R_CRC	Frames Received with CRC Error
0x02D4	IEEE_R_ALIGN	Frames Received with Alignment Error
0x02D8	IEEE_R_MACERR	Receive Fifo Overflow count
0x02DC	IEEE_R_FDXFC	Flow Control Pause frames received
0x02E0	IEEE_R_OCTETS_OK	Octet count for Frames Received w/o Error
0x02E4–0x3FFF	—	Reserved

NOTES:

¹ All accesses to and from the FEC memory map must be via 32-bit accesses. Accesses other than 32-bit are not supported.

26.3.4 Registers

FEC registers are described in [Section 26.3.4.23, FIFO Receive Start Register \(FRSR\)](#), through [Section 26.3.4.26, Receive Buffer Size Register \(EMRBR\)](#).

26.3.4.1 Ethernet Identification Register (FEC_ID)

The Ethernet Identification Register (FEC_ID) identifies the FEC block and revision.

Address: Base + 0x0000

Access: User read-only




Figure 26-2. Ethernet Identification Register (FEC_ID)

Table 26-4. FEC_ID field descriptions

Field	Description
FEC_ID	Value identifying the FEC (10/100 Ethernet MAC).
DMA	DMA function included in the FEC. 0 FEC does not include DMA. 1 FEC includes DMA (DMA_CONTROL register contains DMA revision).
FIFO	FIFO function included in the FEC. 0 FEC does not include a FIFO. 1 FEC does include a FIFO (FIFO_ID register contains the FIFO revision).
SMII	The Ethernet PHY interface configuration. 0 MII (18 pins) or 7-wire (select MII or 7-Wire via the R_CNTRL.MII_MODE bit). 1 SMII (Serial MII) interface. This 6-pin serial MII option requires that the R_CNTRL.MII_MODE bit be set = 1.
FEC_REV	Value identifies the revision of the EMAC_10_100.

26.3.4.2 Ethernet Interrupt Event Register (EIR)

When an event occurs that sets a bit in the EIR, an interrupt is generated if the corresponding bit in the interrupt mask register (EIMR) is also set. The bit in the EIR is cleared if a one is written to that bit position; writing zero has no effect. This register is cleared on hardware reset.

These interrupts can be divided into operational interrupts, transceiver/network error interrupts, and internal error interrupts. Interrupts that may occur in normal operation are GRA, TXF, TXB, RXF, RXB, and MII. Interrupts resulting from errors/problems detected in the network or transceiver are HBERR, BABR, BABT, LC, and RL. Interrupts resulting from internal errors are EBERR and UN.

Some of the error interrupts are independently counted in the MIB block counters. Software may choose to mask off these interrupts, since these errors are visible to network management via the MIB counters:

- HBERR – IEEE_T_SQE

- BABR – RMON_R_OVERSIZE (good CRC), RMON_R_JAB (bad CRC)
- BABA – RMON_T_OVERSIZE (good CRC), RMON_T_JAB (bad CRC)
- LATE_COL – IEEE_T_LCOL
- COL_RETRY_LIM – IEEE_T_EXCOL
- XFIFO_UN – IEEE_T_MACERR

Address: Base + 0x0004

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HB ERR	BAB R	BAB T	GRA	TXF	TXB	RXF	RXB	MII	EB ERR	LC	RL	UN	0	0	0
W	w1c ¹	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-3. Ethernet Interrupt Event Register (EIR)

NOTES:

¹ “w1c” signifies the bit is cleared by writing 1 to it.

Table 26-5. EIR field descriptions

Field	Description
HBERR	Heartbeat error. This interrupt indicates that HBC is set in the TCR register and that the COL input was not asserted within the Heartbeat window following a transmission.
BABR	Babbling receive error. This bit indicates a frame was received with length in excess of RCR[MAX_FL] bytes.
BABA	Babbling transmit error. This bit indicates that the transmitted frame length has exceeded RCR[MAX_FL] bytes. This condition is usually caused by a frame that is too long being placed into the transmit data buffers. Truncation does not occur.
GRA	Graceful stop complete. This interrupt is asserted for one of three reasons. Graceful stop means that the transmitter is put into a pause state after completion of the frame currently being transmitted. <ul style="list-style-type: none"> • A graceful stop, which was initiated by setting the TCR[GTS] bit, is now complete. • A graceful stop, which was initiated by setting the TCR[TFC_PAUSE] bit, is now complete. • A graceful stop, which was initiated by the reception of a valid full duplex flow control “pause” frame, is now complete. Please see Section 26.4.10, Full duplex flow control.
TXF	Transmit frame interrupt. This bit indicates that a frame has been transmitted and that the last corresponding buffer descriptor has been updated.
TXB	Transmit buffer interrupt. This bit indicates that a transmit buffer descriptor has been updated.
RXF	Receive frame interrupt. This bit indicates that a frame has been received and that the last corresponding buffer descriptor has been updated.

Table 26-5. EIR field descriptions (continued)

Field	Description
RXB	Receive buffer interrupt. This bit indicates that a receive buffer descriptor has been updated that was not the last in the frame.
MII	MII interrupt. This bit indicates that the MII has completed the data transfer requested.
EBERR	Ethernet bus error. This bit indicates that a system bus error occurred when a DMA transaction was underway. When the EBERR bit is set, ECR[ETHER_EN] is cleared, halting frame processing by the FEC. When this occurs, software must ensure that the FIFO controller and DMA are also soft reset.
LC	Late collision. This bit indicates that a collision occurred beyond the collision window (slot time) in half duplex mode. The frame is truncated with a bad CRC and the remainder of the frame is discarded.
RL	Collision retry limit. This bit indicates that a collision occurred on each of 16 successive attempts to transmit the frame. The frame is discarded without being transmitted, and transmission of the next frame begins. Can only occur in half duplex mode.
UN	Transmit FIFO underrun. This bit indicates that the transmit FIFO became empty before the complete frame was transmitted. A bad CRC is appended to the frame fragment and the remainder of the frame is discarded.

26.3.4.3 Ethernet Interrupt Mask Register (EIMR)

The Ethernet Interrupt Mask Register (EIMR) controls which interrupt events are allowed to generate actual interrupts. All implemented bits in this CSR are read/write. This register is cleared on a hardware reset. If the corresponding bits in both the EIR and EIMR registers are set, the interrupt is signaled to the CPU. The interrupt signal remains asserted until a 1 is written to the EIR bit (write 1 to clear) or a 0 is written to the EIMR bit.

Address: Base + 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HB ERR	BAB R	BAB T	GRA	TXF	TXB	RXF	RXB	MII	EB ERR	LC	RL	UN	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-4. Interrupt Mask Register (EIMR)

Table 26-6. EIMR field descriptions

Field	Description
HBERR	Heartbeat error interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
BABR	Babbling receiver interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
BABT	Babbling transmitter interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
GRA	Graceful stop interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
TXF	Transmit frame interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
TXB	Transmit buffer interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
RXF	Receive frame interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
RXB	Receive buffer interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
MII	MII interrupt enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
EBERR	Ethernet controller bus error enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
LC	Late collision enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
RL	Collision retry limit enable 0 The interrupt source is masked. 1 The interrupt source is enabled.
UN	Transmit FIFO underrun enable 0 The interrupt source is masked. 1 The interrupt source is enabled.

26.3.4.4 Receive Descriptor Active Register (RDAR)

The Receive Descriptor Active Register (RDAR) is a command register, written by the user, that indicates that the receive descriptor ring has been updated (empty receive buffers have been produced by the driver with the empty bit set).

Whenever the register is written, the R_DES_ACTIVE bit is set. This is independent of the data actually written by the user. When set, the FEC polls the receive descriptor ring and processes receive frames (provided ECR[ETHER_EN] is also set). Once the FEC polls a receive descriptor whose empty bit is not set, the FEC clears R_DES_ACTIVE and ceases receive descriptor ring polling until the user sets the bit again, signifying that additional descriptors have been placed into the receive descriptor ring.

The RDAR register is cleared at reset and when ECR[ETHER_EN] is cleared.




Figure 26-5. Receive Descriptor Active Register (RDAR)

Table 26-7. RDAR field descriptions

Field	Description
R_DES_ACTIVE	Set to one when this register is written, regardless of the value written. Cleared by the FEC device whenever no additional "empty" descriptors remain in the receive ring. Also cleared when ECR[ETHER_EN] is cleared.

26.3.4.5 Transmit Descriptor Active Register (TDAR)

The Transmit Descriptor Active Register (TDAR) is a command register that should be written by the user to indicate that the transmit descriptor ring has been updated (transmit buffers have been produced by the driver with the ready bit set in the buffer descriptor).

Whenever the register is written, the X_DES_ACTIVE bit is set. This value is independent of the data actually written by the user. When set, the FEC polls the transmit descriptor ring and processes transmit frames (provided ECR[ETHER_EN] is also set). Once the FEC polls a transmit descriptor whose ready bit is not set, the FEC clears X_DES_ACTIVE and ceases transmit descriptor ring polling until the user sets the bit again, signifying additional descriptors have been placed into the transmit descriptor ring.

The TDAR register is cleared at reset, when ECR[ETHER_EN] is cleared, or when ECR[RESET] is set.

Address: Base + 0x0014

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W								X_DES_ACTIVE								
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-6. Transmit Descriptor Active Register (TDAR)

Table 26-8. TDAR field descriptions

Field	Description
X_DES_ACTIVE	Set to one when this register is written, regardless of the value written. Cleared by the FEC device whenever no additional “ready” descriptors remain in the transmit ring. Also cleared when ECR[ETHER_EN] is cleared.

26.3.4.6 Ethernet Control Register (ECR)

The Ethernet Control Register (ECR) enables and disables the FEC.

Address: Base + 0x0024

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W								0								
Reset	1	1	1	1	0	0	0		0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ETHER_EN	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-7. Ethernet Control Register (ECR)

Table 26-9. ECR field descriptions

Bits	Description
ETHER_EN	When this bit is set, the FEC is enabled, and reception and transmission are possible. When this bit is cleared, reception is immediately stopped and transmission is stopped after a bad CRC is appended to any currently transmitted frame. The buffer descriptors for an aborted transmit frame are not updated after clearing this bit. When ETHER_EN is deasserted, the DMA, buffer descriptor, and FIFO control logic are reset, including the buffer descriptor and FIFO pointers. The ETHER_EN bit is altered by hardware under the following conditions: <ul style="list-style-type: none"> • ECR[RESET] is set by software, in which case ETHER_EN is cleared • An error condition causes the EIR[EBERR] bit to set, in which case ETHER_EN is cleared
RESET	When this bit is set, the equivalent of a hardware reset is performed but it is local to the FEC. ETHER_EN is cleared and all other FEC registers take their reset values. Also, any transmission/reception currently in progress is abruptly aborted. This bit is automatically cleared by hardware during the reset sequence. The reset sequence takes approximately 8 system clock cycles after RESET is written with a 1.

26.3.4.7 MII Management Frame Register (MMFR)

The MII Management Frame Register (MMFR) communicates with the attached MII compatible PHY devices, providing read/write access to their MII registers. Performing a write to the MMFR causes a management frame to be sourced unless the MSCR has been programmed to 0. In the case of writing to MMFR when MSCR = 0, if the MSCR register is then written to a non-zero value, an MII frame is generated with the data previously written to the MMFR. This allows MMFR and MSCR to be programmed in either order if MSCR is currently zero.




Figure 26-8. MII Management Frame Register (MMFR)

Table 26-10. MMFR field descriptions

Field	Description
ST	Start of frame delimiter. These bits must be programmed to 01 for a valid MII management frame.
OP	Operation code. This field must be programmed to 10 (read) or 01 (write) to generate a valid MII management frame. A value of 11 produces “read” frame operation. A value of 00 produces “write” frame operation, but these frames are not MII compliant.
PA	PHY address. This field specifies one of as many as 32 attached PHY devices.

Table 26-10. MMFR field descriptions (continued)

Field	Description
RA	Register address. This field specifies one of as many as 32 registers within the specified PHY device.
TA	Turn around. This field must be programmed to 0b10 to generate a valid MII management frame.
DATA	Management frame data. This is the field for data to be written to or read from the PHY register.

To perform a read or write operation on the MII management interface, the MMFR register must be written by the user. To generate a valid read or write management frame, the ST field must be written with a 01 pattern, and the TA field must be written with a 10. If other patterns are written to these fields, a frame is generated that does not comply with the IEEE 802.3 MII definition.

To generate an IEEE 802.3-compliant MII management interface write frame (write to a PHY register), the user must write {01 01 PHYAD REGAD 10 DATA} to the MMFR register. Writing this pattern causes the control logic to shift out the data in the MMFR register following a preamble generated by the control state machine. During this time, the contents of the MMFR register are altered as the contents are serially shifted and are unpredictable if read by the user. Once the write management frame operation has completed, the MII interrupt is generated. At this time the contents of the MMFR register match the original value written.

To generate an MII management interface read frame (read a PHY register) the user must write {01 10 PHYAD REGAD 10 XXXX} to the MMFR register (the content of the DATA field is a “don’t care”). Writing this pattern causes the control logic to shift out the data in the MMFR register following a preamble generated by the control state machine. During this time, the contents of the MMFR register are altered as the contents are serially shifted, and are unpredictable if read by the user. Once the read management frame operation has completed, the MII interrupt is generated. At this time, the contents of the MMFR register match the original value written, except for the DATA field, whose contents have been replaced by the value read from the PHY register.

If the MMFR register is written while frame generation is in progress, the frame contents are altered. Software should poll the EIR[MII] bit or use the EIR[MII] bit to generate an interrupt to avoid writing to the MMFR register while frame generation is in progress.

26.3.4.8 MII Speed Control Register (MSCR)

The MII Speed Control Register (MSCR) provides control of the MII clock (FEC_MDC signal) frequency, allows a preamble drop on the MII management frame, and provides observability (intended for manufacturing test) of an internal counter used in generating the FEC_MDC clock signal.

Address: Base + 0x0044

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	DIS_PREAMBLE	MII_SPEED						0
W	[Greyed out]									[Greyed out]						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-9. MII Speed Control Register (MSCR)

Table 26-11. MSCR field descriptions

Field	Description
DIS_PREAMBLE	Asserting this bit causes preamble (32 1's) not to be prepended to the MII management frame. The MII standard allows the preamble to be dropped if the attached PHY devices do not require it.
MII_SPEED	MII_SPEED controls the frequency of the MII management interface clock (FEC_MDC) relative to the system clock. A value of 0 in this field “turns off” the MDC and leaves it in low voltage state. Any non-zero value results in the MDC frequency of $1/(MII_SPEED \times 4)$ of the system clock frequency.

The MII_SPEED field must be programmed with a value to provide an MDC frequency of less than or equal to 2.5 MHz to be compliant with the IEEE 802.3 MII specification. The MII_SPEED must be set to a non-zero value in order to source a read or write management frame. After the management frame is complete the MSCR register may optionally be set to zero to turn off the MDC. The MDC generated has a 50% duty cycle except when MII_SPEED is changed during operation (change takes effect following either a rising or falling edge of MDC).

If the system clock is 50 MHz, programming this register to 0x0000_0014 results in an MDC frequency of $50 \text{ MHz} \times 1/20 = 2.5 \text{ MHz}$. A table showing optimum values for MII_SPEED as a function of system clock frequency is provided in [Table 26-12](#).

Table 26-12. Programming Examples for MSCR

System Clock Frequency	MII_SPEED bitfield	MDC frequency
50 MHz	0xA	2.5 MHz
66 MHz	0xE	2.36 MHz
80 MHz	0xA	2.5 MHz

26.3.4.9 MIB Control Register (MIBC)

The MIB Control Register (MIBC) provides control and status of the state of the MIB block. This register is accessed by user software if there is a need to disable the MIB block operation. For example, in order

to clear all MIB counters in RAM the user should disable the MIB block, then clear all the MIB RAM locations, then enable the MIB block. The MIB_DISABLE bit is reset to 1. See Table 26-3 for the locations of the MIB counters.




Figure 26-10. MIB Control Register (MIBC)

Table 26-13. MIBC field descriptions

Field	Description
MIB_DISABLE	A read/write control bit. If set, the MIB logic halts and does not update any MIB counters.
MIB_IDLE	A read-only status bit. If set, the MIB block is not currently updating any MIB counters.

26.3.4.10 Receive Control Register (RCR)

The Receive Control Register (RCR) controls the operational mode of the receive block and should be written only when ECR[ETHER_EN] = 0 (initialization time).




Figure 26-11. Receive Control Register (RCR)

Table 26-14. RCR field descriptions

Field	Description
MAX_FL	Maximum frame length. Resets to decimal 1518. Length is measured starting at DA and includes the CRC at the end of the frame. Transmit frames longer than MAX_FL cause the BABT interrupt to occur. Receive frames longer than MAX_FL cause a BABR interrupt and set the LG bit in the end-of-frame receive buffer descriptor. You can program the default value to 1518 or 1522.
FCE	Flow control enable. If asserted, the receiver detects PAUSE frames. Upon PAUSE frame detection, the transmitter stops transmitting data frames for a given duration.
BC_REJ	Broadcast frame reject. If asserted, frames with DA (destination address) = 0xFFFF_FFFF_FFFF are rejected unless the PROM bit is set. If both BC_REJ and PROM = 1, then frames with broadcast DA are accepted and the M (MISS) bit in the receive buffer descriptor is set. See Section 26.5.2, Ethernet receive buffer descriptor (RxBD) .
PROM	Promiscuous mode. All frames are accepted, regardless of address matching.
MII_MODE	Media independent interface mode. Selects external interface mode. Setting this bit to 1 selects MII mode, clearing this bit selects 7-wire mode (used only for serial 10 Mbps). This bit controls the interface mode for both transmit and receive blocks.
DRT	Disable receive on transmit. 0 Receive path operates independently of transmit (use for full duplex or to monitor transmit activity in half duplex mode). 1 Disable reception of frames while transmitting (normally used for half duplex mode).
LOOP	Internal loopback. If set, transmitted frames are looped back internal to the device and the transmit output signals are not asserted. The system clock is substituted for the FEC_TX_CLK when LOOP is asserted. DRT must be set to 0 when asserting LOOP.

26.3.4.11 Receive Hash Register (R_HASH)

The Receive Hash Register (R_HASH) provides address recognition information from the receive block about the frame currently being received. This field is read by the device. These bits provide the device with information used in the address recognition subroutine.

Address: Base + 0x0088 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FCE_DC	MULT CAST	HASH						0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-12. Receive Hash Register (R_HASH)

Table 26-15. R_HASH field descriptions

Field	Description
FCE_DC	This is a read-only view of the FCE bit in the RCR register.
MULTICAST	Multicast. This bit is set if the current receive frame contains a multi-cast destination address (the least significant bit of the DA was set). This bit is cleared if the current receive frame does not correspond to a multi-cast address.
HASH	Corresponds to the hash value of the current receive frame's destination address. The hash value is a six-bit field extracted from the least significant portion of the CRC register.

26.3.4.12 Transmit Control Register (TCR)

The Transmit Control Register (TCR) configures the transmit block. Bits 29 and 30 should be modified only when ECR[ETHER_EN] = 0.

Address: Base + 0x00C4

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	0	0	0	0	0	0	0	0	0	0	0	0	RFC_PAUSE	TFC_PAUSE	FD EN	HBC	GTS
W																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-13. Transmit Control Register (TCR)

Table 26-16. TCR field descriptions

Field	Description
RFC_PAUSE	Receive frame control pause. This read-only status bit is asserted when a full duplex flow control pause frame has been received and the transmitter is paused for the duration defined in this pause frame. This bit is automatically cleared when the pause duration is complete.
TFC_PAUSE	Transmit frame control pause. Transmits a PAUSE frame when asserted. When this bit is set, the MAC stops transmitting data frames after the current transmission is complete. At this time, the GRA interrupt in the EIR register is asserted. With transmission of data frames stopped, the MAC transmits a MAC Control PAUSE frame. Next, the MAC clears the TFC_PAUSE bit and resumes transmitting data frames. Note that if the transmitter is paused due to user assertion of GTS or reception of a PAUSE frame, the MAC may still transmit a MAC Control PAUSE frame.
FDEN	Full duplex enable. If set, frames are transmitted independent of carrier sense and collision inputs. This bit should only be modified when ETHER_EN is deasserted.
HBC	Heartbeat control. If set, the heartbeat check is performed following end of transmission and the HB bit in the status register is set if the collision input does not assert within the heartbeat window. This bit should only be modified when ETHER_EN is deasserted.
GTS	Graceful transmit stop. When this bit is set, the MAC stops transmission after any frame that is currently being transmitted is complete and the GRA interrupt in the EIR register is asserted. If frame transmission is not currently underway, the GRA interrupt is asserted immediately. Once transmission has completed, a “restart” can be accomplished by clearing the GTS bit. The next frame in the transmit FIFO is then transmitted. If an early collision occurs during transmission when GTS = 1, transmission stops after the collision. The frame is transmitted again once GTS is cleared. Note that there may be old frames in the transmit FIFO that are transmitted when GTS is reasserted. To avoid this deassert ECR[ETHER_EN] following the GRA interrupt.

26.3.4.13 Physical Address Low Register (PALR)

The Physical Address Low Register (PALR) contains the lower 32 bits (bytes 0,1,2,3) of the 48-bit MAC address used in the address recognition process to compare with the DA (destination address) field of receive frames with an individual DA. In addition, this register is used in bytes 0 through 3 of the 6-byte source address field when transmitting PAUSE frames. This register is not reset and must be initialized by the user.




Figure 26-14. Physical Address Low Register (PALR)

Table 26-17. PALR field descriptions

Field	Description
PADDR1	Bytes 0 (bits 0:7), 1 (bits 8:15), 2 (bits 16:23) and 3 (bits 24:31) of the 6-byte individual address to be used for exact match, and the Source Address field in PAUSE frames.

26.3.4.14 Physical Address Upper Register (PAUR)

The Physical Address Upper Register (PAUR) contains the upper 16 bits (bytes 4 and 5) of the 48-bit MAC address used in the address recognition process to compare with the DA (destination address) field of receive frames with an individual DA. In addition, this register is used in bytes 4 and 5 of the 6-byte Source Address field when transmitting PAUSE frames. Bits 16:31 of PAUR contain a constant TYPE field (0x8808) used for transmission of PAUSE frames. This register is not reset, and bits 0:15 must be initialized by the user. Refer to [Section 26.4.10, Full duplex flow control](#), for information on using the TYPE field.




Figure 26-15. Physical Address Upper Register (PAUR)

Table 26-18. PAUR field descriptions

Field	Description
PADDR2	Bytes 4 (bits 0:7) and 5 (bits 8:15) of the 6-byte individual address to be used for exact match, and the Source Address field in PAUSE frames.
TYPE	The type field is used in PAUSE frames. These bits are a constant, 0x8808.

26.3.4.15 Opcode/Pause Duration Register (OPD)

The Opcode/Pause Duration Register (OPD) is read/write accessible. This register contains the 16-bit OPCODE and 16-bit pause duration (PAUSE_DUR) fields used in transmission of a PAUSE frame. The OPCODE field is a constant value, 0x0001. When another node detects a PAUSE frame, that node pauses transmission for the duration specified in the pause duration field. This register is not reset and must be initialized by the user. Refer to [Section 26.4.10, Full duplex flow control](#), for information on using the OPD register.




Figure 26-16. Opcode/Pause Duration Register (OPD)

Table 26-19. OPD field descriptions

Field	Description
OPCODE	Opcode field used in PAUSE frames. These bits are a constant, 0x0001.
PAUSE_DUR	Pause duration field used in PAUSE frames.

26.3.4.16 Descriptor Individual Upper Address Register (IAUR)

The Descriptor Individual Upper Address Register (IAUR) contains the upper 32 bits of the 64-bit individual address hash table used in the address recognition process to check for possible match with the DA field of receive frames with an individual DA. This register is not reset and must be initialized by the user.




Figure 26-17. Descriptor Individual Upper Address Register (IAUR)

Table 26-20. IAUR field descriptions

Field	Descriptions
IADDR1	The upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 0 of IADDR1 contains hash index bit 63. Bit 31 of IADDR1 contains hash index bit 32.

26.3.4.17 Descriptor Individual Lower Address Register (IALR)

The Descriptor Individual Lower Address Register (IALR) contains the lower 32 bits of the 64-bit individual address hash table used in the address recognition process to check for possible match with the DA field of receive frames with an individual DA. This register is not reset and must be initialized by the user.




Figure 26-18. Descriptor Individual Lower Address (IALR)

Table 26-21. IALR field descriptions

Field	Description
IADDR2	The lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 0 of IADDR2 contains hash index bit 31. Bit 31 of IADDR2 contains hash index bit 0.

26.3.4.18 Descriptor Group Upper Address Register (GAUR)

The Descriptor Group Upper Address Register (GAUR) contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized by the user.




Figure 26-19. Descriptor Group Upper Address Register (GAUR)

Table 26-22. GAUR field descriptions

Field	Description
GADDR1	The GADDR1 register contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 0 of GADDR1 contains hash index bit 63. Bit 31 of GADDR1 contains hash index bit 32.

26.3.4.19 Descriptor Group Lower Address Register (GALR)

The Descriptor Group Lower Address Register (GALR) contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized by the user.




Figure 26-20. Descriptor Group Lower Address Register (GALR)

Table 26-23. GALR field descriptions

Field	Description
GADDR2	The GADDR2 register contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 0 of GADDR2 contains hash index bit 31. Bit 31 of GADDR2 contains hash index bit 0.

26.3.4.20 FIFO Identification Register (FIFO_ID)

The FIFO Identification Register (FIFO_ID) provides identification information about the FIFO.

Address: Base + 0x0140

Access: User read-only




Figure 26-21. FIFO Identification Register (FIFO_ID)

Table 26-24. FIFO_ID field descriptions

Field	Description
FIFO_REV	FIFO Revision
FIFO_SIZE	Size of RAM block used to implement registers, Transmit FIFO and Receive FIFO. The FIFO RAM is 36 bits wide. This field indicates the number of 36-bit words in the RAM.

26.3.4.21 Transmit FIFO Watermark Register (TFWR)

The Transmit FIFO Watermark Register (TFWR) controls the amount of data required in the transmit FIFO before transmission of a frame can begin. This allows the user to minimize transmit latency (TFWR = 0x) or allow for larger bus access latency (TFWR = 11) due to contention for the system bus. Setting the watermark to a high value minimizes the risk of transmit FIFO underrun due to contention for the system bus. The byte counts associated with the TFWR field may need to be modified to match a given system requirement (worst case bus access latency by the transmit data DMA channel).

Address: Base + 0x0144

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X_WMRK	
W	[Greyed out]														[Greyed out]	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-22. FIFO Transmit FIFO Watermark Register (TFWR)

Table 26-25. TFWR field descriptions

Field	Descriptions
0–29	Reserved, should be cleared.
X_WMRK	Number of bytes written to transmit FIFO before transmission of a frame begins. 0x 64 bytes written 10 128 bytes written 11 192 bytes written

26.3.4.22 FIFO Receive Bound Register (FRBR)

The FIFO Receive Bound Register (FRBR) allows the user to determine the upper address bound of the FIFO RAM. Drivers can use this value, along with the FRSR register, to appropriately divide the available FIFO RAM between the transmit and receive data paths.

Address: Base + 0x014C

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	1	R_BOUND						0	0		
W	[Greyed out]															
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 26-23. FIFO Receive Bound Register (FRBR)

Table 26-26. FRBR field descriptions

Field	Descriptions
R_BOUND	Read-only. Highest valid FIFO RAM address.

26.3.4.23 FIFO Receive Start Register (FRSR)

The FIFO Receive Start Register (FRSR) indicates the starting address of the receive FIFO. FRSR marks the boundary between the transmit and receive FIFOs. The transmit FIFO uses addresses from the start of the FIFO to the location four bytes before the address programmed into the FRSR. The receive FIFO uses addresses from FRSR to FRBR inclusive.

The FRSR register is initialized by hardware at reset. FRSR only needs to be written to change the default value.




Figure 26-24. FIFO Receive Start Register (FRSR)

Table 26-27. FRSR field descriptions

Field	Descriptions
R_FSTART	Address of first receive FIFO location. Acts as delimiter between receive and transmit FIFOs.

26.3.4.24 Receive Descriptor Ring Start (ERDSR)

The Receive Descriptor Ring Start (ERDSR) provides a pointer to the start of the circular receive buffer descriptor queue in external memory. This pointer must be 32-bit aligned; however, it is recommended it be made 128-bit aligned (evenly divisible by 16).

This register is not reset and must be initialized by the user prior to operation.

Address: Base + 0x0180

Access: User read/write




Figure 26-25. Receive Descriptor Ring Start Register (ERDSR)

Table 26-28. ERDSR field descriptions

Field	Descriptions
R_DES_START	Pointer to start of receive buffer descriptor queue.

26.3.4.25 Transmit Buffer Descriptor Ring Start Register (ETDSR)

The Transmit Buffer Descriptor Ring Start Register (ETDSR) provides a pointer to the start of the circular transmit buffer descriptor queue in external memory. This pointer must be 32-bit aligned; however, it is recommended it be made 128-bit aligned (evenly divisible by 16). Bits 30 and 31 should be written to 0 by the user. Non-zero values in these two bit positions are ignored by the hardware.

This register is not reset and must be initialized by the user prior to operation.

Address: Base + 0x0184

Access: User read/write




Figure 26-26. Transmit Buffer Descriptor Ring Start Register (ETDSR)

Table 26-29. ETDSR field descriptions

Field	Descriptions
X_DES_START	Pointer to start of transmit buffer descriptor queue.

26.3.4.26 Receive Buffer Size Register (EMRBR)

The Receive Buffer Size Register (EMRBR) dictates the maximum size of all receive buffers. Note that because receive frames are truncated at 2 KB – 1 bytes, only bits 21–27 are used. This value should take into consideration that the receive CRC is always written into the last receive buffer. To allow one maximum size frame per buffer, EMRBR must be set to RCR[MAX_FL] or larger. The EMRBR must be evenly divisible by 16. To ensure this, bits 28–31 are forced low. To minimize bus utilization (descriptor fetches) it is recommended that EMRBR be greater than or equal to 256 bytes.

The EMRBR register does not reset, and must be initialized by the user.




Figure 26-27. Receive Buffer Size Register (EMRBR)

Table 26-30. EMRBR field descriptions

Field	Descriptions
R_BUF_SIZE	Receive buffer size.

26.4 Functional description

This section describes the operation of the FEC, beginning with the hardware and software initialization sequence, then the software (Ethernet driver) interface for transmitting and receiving frames.

After the software initialization and operation sections there are sections providing a detailed description of the functions of the FEC.

26.4.1 Initialization sequence

This section describes which registers are reset due to hardware reset, which are reset by the FEC RISC, and the locations that the user must initialize prior to enabling the FEC.

26.4.1.1 Hardware controlled initialization

In the FEC, registers and control logic that generate interrupts are reset by hardware. A hardware reset deasserts output signals and resets general configuration bits.

Other registers reset when the ECR[ETHER_EN] bit is cleared. ECR[ETHER_EN] is deasserted by a hard reset or may be deasserted by software to halt operation. By deasserting ECR[ETHER_EN], the configuration control registers such as the TCR and RCR are not reset, but the entire data path is reset.

Table 26-31. ECR[ETHER_EN] de-assertion effect on FEC

Register/Machine	Reset value
XMIT block	Transmission is aborted (bad CRC appended)
RECV block	Receive activity is aborted
DMA block	All DMA activity is terminated
RDAR	Cleared
TDAR	Cleared
Descriptor Controller block	Halt operation

26.4.2 User initialization (prior to asserting ECR[ETHER_EN])

The user needs to initialize portions of the FEC prior to setting the ECR[ETHER_EN] bit. The exact values depend on the particular application. The sequence is not important.

Ethernet MAC registers requiring initialization are defined in [Table 26-32](#).

Table 26-32. User initialization (before ECR[ETHER_EN])

Description
Initialize EIMR
Clear EIR (write 0xFFFF_FFFF)
TFWR (optional)
IALR / IAUR
GAUR / GALR
PALR / PAUR (only needed for full duplex flow control)
OPD (only needed for full duplex flow control)
RCR
TCR
MSCR (optional)
Clear MIB_RAM (FEC Base + 0x02E0)

FEC FIFO/DMA registers that require initialization are defined in [Table 26-33](#).

Table 26-33. FEC user initialization (before ECR[ETHER_EN])

Description
Initialize FRSR (optional)
Initialize EMRBR
Initialize ERDSR
Initialize ETDSR
Initialize (Empty) Transmit Descriptor ring
Initialize (Empty) Receive Descriptor ring

26.4.3 Microcontroller Initialization

In the FEC, the descriptor control RISC initializes some registers after ECR[ETHER_EN] is asserted. After the microcontroller initialization sequence is complete, the hardware is ready for operation.

Table 26-34 shows microcontroller initialization operations.

Table 26-34. Microcontroller initialization

Description
Initialize BackOff Random Number Seed
Activate Receiver
Activate Transmitter
Clear Transmit FIFO
Clear Receive FIFO
Initialize Transmit Ring Pointer
Initialize Receive Ring Pointer
Initialize FIFO Count Registers

26.4.4 User initialization (after asserting ECR[ETHER_EN])

After asserting ECR[ETHER_EN], the user can set up the buffer/frame descriptors and write to the TDAR and RDAR. Refer to [Section 26.5, Buffer descriptors](#), for more details.

26.4.5 Network interface options

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a 7-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by the RCR[MII_MODE] bit. In MII mode (RCR[MII_MODE] = 1), there are 18 signals defined by the IEEE 802.3 standard and supported by the EMAC. These signals are shown in [Table 26-35](#) below.

Table 26-35. MII mode

Signal description	EMAC signal
Transmit Clock	FEC_TX_CLK
Transmit Enable	FEC_TX_EN
Transmit Data	FEC_TXD[3:0]
Transmit Error	FEC_TX_ER
Collision	FEC_COL
Carrier Sense	FEC_CRS
Receive Clock	FEC_RX_CLK
Receive Data Valid	FEC_RX_DV
Receive Data	FEC_RXD[3:0]
Receive Error	FEC_RX_ER
Management Data Clock	FEC_MDC
Management Data Input/Output	FEC_MDIO

The 7-wire serial mode interface (RCR[MII_MODE] = 0) operates in what is generally referred to as the “AMD” mode. 7-wire mode connections to the external transceiver are shown in [Table 26-36](#).

Table 26-36. 7-wire mode configuration

Signal Description	FEC signal
Transmit Clock	FEC_TX_CLK
Transmit Enable	FEC_TX_EN
Transmit Data	FEC_TXD0
Collision	FEC_COL
Receive Clock	FEC_RX_CLK
Receive Data Valid	FEC_RX_DV
Receive Data	FEC_RXD0

26.4.6 FEC frame transmission

The Ethernet transmitter is designed to work with almost no intervention from software. Once ECR[ETHER_EN] is asserted and data appears in the transmit FIFO, the Ethernet MAC is able to transmit onto the network.

When the transmit FIFO fills to the watermark (defined by the TFWR), the MAC transmit logic asserts FEC_TX_EN and starts transmitting the preamble (PA) sequence, the start frame delimiter (SFD), and then the frame information from the FIFO. However, the controller defers the transmission if the network is busy (FEC_CRS asserts). Before transmitting, the controller waits for carrier sense to become inactive, then determines if carrier sense stays inactive for 60 bit times. If so, the transmission begins after waiting an additional 36 bit times (96 bit times after carrier sense originally became inactive). See [Section 26.4.14.1, Transmission errors](#), for more details.

If a collision occurs during transmission of the frame (half duplex mode), the Ethernet controller follows the specified backoff procedures and attempts to retransmit the frame until the retry limit is reached. The transmit FIFO stores at least the first 64 bytes of the transmit frame, so that they do not have to be retrieved from system memory in case of a collision. This improves bus utilization and latency in case immediate retransmission is necessary.

When all the frame data has been transmitted, the FCS (frame check sequence or 32-bit cyclic redundancy check, CRC) bytes are appended if the TC bit is set in the transmit frame control word. If the ABC bit is set in the transmit frame control word, a bad CRC is appended to the frame data regardless of the TC bit value. Following the transmission of the CRC, the Ethernet controller writes the frame status information to the MIB block. Short frames are automatically padded by the transmit logic (if the TC bit in the transmit buffer descriptor for the end of frame buffer = 1).

Both buffer (TXB) and frame (TFINT) interrupts may be generated as determined by the settings in the EIMR.

The transmit error interrupts are HBERR, BABT, LATE_COL, COL_RETRY_LIM, and XFIFO_UN. If the transmit frame length exceeds MAX_FL bytes, the BABT interrupt is asserted but the entire frame is transmitted (no truncation). All these interrupts are mapped to a single interrupt vector (336) on the PXS30. Software must determine which interrupt has occurred in the interrupt sub-routine.

To pause transmission, set the GTS (graceful transmit stop) bit in the TCR register. When the TCR[GTS] is set, the FEC transmitter stops immediately if transmission is not in progress; otherwise, it continues transmission until the current frame either finishes or terminates with a collision. After the transmitter has stopped, the GRA (graceful stop complete) interrupt is asserted. If TCR[GTS] is cleared, the FEC resumes transmission with the next frame.

The Ethernet controller transmits bytes least significant bit first.

26.4.7 FEC frame reception

The FEC receiver is designed to work with almost no intervention from the host and can perform address recognition, CRC checking, short frame checking, and maximum frame length checking.

When the driver enables the FEC receiver by asserting ECR[ETHER_EN], it starts processing receive frames immediately. When FEC_RX_DV asserts, the receiver first checks for a valid PA/SFD header. If the PA/SFD is valid, it is stripped and the frame processed by the receiver. If a valid PA/SFD is not found, the frame is ignored.

In serial mode, the first 16 bit times of FEC_RXD0 following assertion of FEC_RX_DV are ignored. Following the first 16 bit times the data sequence is checked for alternating 1/0s. If a 11 or 00 data sequence is detected during bit times 17 to 21, the remainder of the frame is ignored. After bit time 21, the data sequence is monitored for a valid SFD (11). If a 00 is detected, the frame is rejected. When a 11 is detected, the PA/SFD sequence is complete.

In MII mode, the receiver checks for at least one byte matching the SFD. Zero or more PA bytes may occur, but if a 00 bit sequence is detected prior to the SFD byte, the frame is ignored.

After the first 6 bytes of the frame have been received, the FEC performs address recognition on the frame.

Once a collision window (64 bytes) of data has been received and if address recognition has not rejected the frame, the receive FIFO is signaled that the frame is “accepted” and may be passed on to the DMA. If the frame is a runt (due to collision) or is rejected by address recognition, the receive FIFO is notified to “reject” the frame. Thus, no collision fragments are presented to the user except late collisions, which indicate serious LAN problems.

During reception, the Ethernet controller checks for various error conditions and once the entire frame is written into the FIFO, a 32-bit frame status word is written into the FIFO. This status word contains the M, BC, MC, LG, NO, CR, OV and TR status bits, and the frame length. See [Section 26.4.14.2, Reception errors](#), for more details.

Receive buffer (RXB) and frame interrupts (RFINT) may be generated if enabled by the EIMR register. A receive error interrupt is babbling receiver error (BABR). Receive frames are not truncated if they exceed the max frame length (MAX_FL); however, the BABR interrupt occurs and the LG bit in the receive buffer descriptor (RxBD) is set. See [Section 26.5.2, Ethernet receive buffer descriptor \(RxBD\)](#), for more details.

When the receive frame is complete, the FEC sets the L-bit in the RxBD, writes the other frame status bits into the RxBD, and clears the E-bit. The Ethernet controller next generates a maskable interrupt (RFINT bit in EIR, maskable by RFIEN bit in EIMR), indicating that a frame has been received and is in memory. The Ethernet controller then waits for a new frame.

The Ethernet controller receives serial data LSB first.

26.4.8 Ethernet address recognition

The FEC filters the received frames based on the type of destination address (DA)—individual (unicast), group (multicast), or broadcast (all-ones group address). The difference between an individual address and a group address is determined by the I/G bit (bit 40) in the destination address field. A flowchart for address recognition on received frames is illustrated in [Figure 26-28](#) and [Figure 26-29](#).

Address recognition is accomplished through the use of the receive block and microcode running on the microcontroller. The flowchart shown in [Figure 26-28](#) illustrates the address recognition decisions made by the receive block, while [Figure 26-29](#) illustrates the decisions made by the microcontroller.

If the DA is a broadcast address and broadcast reject (RCR[BC_REJ]) is deasserted, then the frame is accepted unconditionally, as shown in [Figure 26-28](#). Otherwise, if the DA is not a broadcast address, then the microcontroller runs the address recognition subroutine, as shown in [Figure 26-29](#).

If the DA is a group (multicast) address and flow control is disabled, then the microcontroller performs a group hash table lookup using the 64-entry hash table programmed in GAUR and GALR. If a hash match occurs, the receiver accepts the frame.

If flow control is enabled, the microcontroller does an exact address match check between the DA and the designated PAUSE DA (01:80:C2:00:00:01). If the receive block determines that the received frame is a valid PAUSE frame, then the frame is rejected. Note the receiver detects a PAUSE frame with the DA field set to either the designated PAUSE DA or to the unicast physical address.


If the DA is the individual (unicast) address, the microcontroller performs an individual exact match comparison between the DA and 48-bit physical address that the user programs in the PALR and PAUR registers. If an exact match occurs, the frame is accepted; otherwise, the microcontroller does an individual

hash table lookup using the 64-entry hash table programmed in registers IAUR and IALR. In the case of an individual hash match, the frame is accepted. Again, the receiver accepts or rejects the frame based on PAUSE frame detection, as shown in Figure 26-28.

If neither a hash match (group or individual), nor an exact match (group or individual) occur, then if promiscuous mode is enabled (RCR[PROM] = 1), the frame is accepted and the MISS bit in the receive buffer descriptor is set; otherwise, the frame is rejected.


Similarly, if the DA is a broadcast address, broadcast reject (RCR[BC_REJ]) is asserted, and promiscuous mode is enabled, then the frame is accepted and the MISS bit in the receive buffer descriptor is set; otherwise, the frame is rejected and the MISS bit is cleared.

In general, when a frame is rejected, it is flushed from the FIFO.



NOTES:
 BC_REJ — field in RCR register (BroadCast REJect)
 PROM — field in RCR register (PROMiscuous mode)
 Pause Frame — valid Pause frame received

Figure 26-28. Ethernet address recognition—receive block decisions



NOTES:
 FCE — field in RCR register (Flow Control Enable)
 I/G — Individual/Group bit in Destination Address (least significant bit in first byte received in MAC frame)

Figure 26-29. Ethernet address recognition—microcode decisions

26.4.9 Hash algorithm

The hash table algorithm used in the group and individual hash filtering operates as follows. The 48-bit destination address is mapped into one of 64 bits, which are represented by 64 bits stored in GAUR, GALR (group address hash match) or IAUR, IALR (individual address hash match). This mapping is performed by passing the 48-bit address through the on-chip 32-bit CRC generator and selecting the 6 most significant bits of the CRC-encoded result to generate a number between 0 and 63. The MSB of the CRC result selects GAUR (MSB = 1) or GALR (MSB = 0). The least significant 5 bits of the hash result select the bit within the selected register. If the CRC generator selects a bit that is set in the hash table, the frame is accepted; otherwise, it is rejected.

For example, if eight group addresses are stored in the hash table and random group addresses are received, the hash table prevents roughly 56/64 (or 87.5%) of the group address frames from reaching memory. Those that do reach memory must be further filtered by the processor to determine if they truly contain one of the eight desired addresses.

The effectiveness of the hash table declines as the number of addresses increases.

The hash table registers must be initialized by the user. The CRC32 polynomial to use in computing the hash is:

$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

A table of example Destination Addresses and corresponding hash values is included below for reference.

Table 26-37. Destination address to 6-bit hash

48-bit DA	6-bit Hash (in hex)	Hash decimal value
65:ff:ff:ff:ff	0x0	0
55:ff:ff:ff:ff	0x1	1
15:ff:ff:ff:ff	0x2	2
35:ff:ff:ff:ff	0x3	3
B5:ff:ff:ff:ff	0x4	4
95:ff:ff:ff:ff	0x5	5
D5:ff:ff:ff:ff	0x6	6
F5:ff:ff:ff:ff	0x7	7
DB:ff:ff:ff:ff	0x8	8
FB:ff:ff:ff:ff	0x9	9
BB:ff:ff:ff:ff	0xA	10
8B:ff:ff:ff:ff	0xB	11
0B:ff:ff:ff:ff	0xC	12
3B:ff:ff:ff:ff	0xD	13
7B:ff:ff:ff:ff	0xE	14
5B:ff:ff:ff:ff	0xF	15
27:ff:ff:ff:ff	0x10	16
07:ff:ff:ff:ff	0x11	17
57:ff:ff:ff:ff	0x12	18
77:ff:ff:ff:ff	0x13	19
F7:ff:ff:ff:ff	0x14	20
C7:ff:ff:ff:ff	0x15	21
97:ff:ff:ff:ff	0x16	22
A7:ff:ff:ff:ff	0x17	23
99:ff:ff:ff:ff	0x18	24
B9:ff:ff:ff:ff	0x19	25
F9:ff:ff:ff:ff	0x1A	26
C9:ff:ff:ff:ff	0x1B	27
59:ff:ff:ff:ff	0x1C	28

Table 26-37. Destination address to 6-bit hash (continued)

48-bit DA	6-bit Hash (in hex)	Hash decimal value
79:ff:ff:ff:ff:ff	0x1D	29
29:ff:ff:ff:ff:ff	0x1E	30
19:ff:ff:ff:ff:ff	0x1F	31
D1:ff:ff:ff:ff:ff	0x20	32
F1:ff:ff:ff:ff:ff	0x21	33
B1:ff:ff:ff:ff:ff	0x22	34
91:ff:ff:ff:ff:ff	0x23	35
11:ff:ff:ff:ff:ff	0x24	36
31:ff:ff:ff:ff:ff	0x25	37
71:ff:ff:ff:ff:ff	0x26	38
51:ff:ff:ff:ff:ff	0x27	39
7F:ff:ff:ff:ff:ff	0x28	40
4F:ff:ff:ff:ff:ff	0x29	41
1F:ff:ff:ff:ff:ff	0x2A	42
3F:ff:ff:ff:ff:ff	0x2B	43
BF:ff:ff:ff:ff:ff	0x2C	44
9F:ff:ff:ff:ff:ff	0x2D	45
DF:ff:ff:ff:ff:ff	0x2E	46
EF:ff:ff:ff:ff:ff	0x2F	47
93:ff:ff:ff:ff:ff	0x30	48
B3:ff:ff:ff:ff:ff	0x31	49
F3:ff:ff:ff:ff:ff	0x32	50
D3:ff:ff:ff:ff:ff	0x33	51
53:ff:ff:ff:ff:ff	0x34	52
73:ff:ff:ff:ff:ff	0x35	53
23:ff:ff:ff:ff:ff	0x36	54
13:ff:ff:ff:ff:ff	0x37	55
3D:ff:ff:ff:ff:ff	0x38	56
0D:ff:ff:ff:ff:ff	0x39	57
5D:ff:ff:ff:ff:ff	0x3A	58
7D:ff:ff:ff:ff:ff	0x3B	59
FD:ff:ff:ff:ff:ff	0x3C	60
DD:ff:ff:ff:ff:ff	0x3D	61
9D:ff:ff:ff:ff:ff	0x3E	62
BD:ff:ff:ff:ff:ff	0x3F	63

26.4.10 Full duplex flow control

Full-duplex flow control allows the user to transmit pause frames and to detect received pause frames. Upon detection of a pause frame, MAC data frame transmission stops for a given pause duration.

To enable pause frame detection, the FEC must operate in full-duplex mode (TCR[FDEN] asserted) and flow control enable (RCR[FCE]) must be asserted. The FEC detects a pause frame when the fields of the incoming frame match the pause frame specifications, as shown in the table below. In addition, the receive status associated with the frame should indicate that the frame is valid.

Table 26-38. PAUSE frame field specification

48-bit destination address	0x0180_C200_0001 or physical address
48-bit Source Address	Any
16-bit TYPE	0x8808
16-bit OP CODE	0x0001
16-bit PAUSE_DUR	0x0000 to 0xFFFF

Pause frame detection is performed by the receiver and microcontroller modules. The microcontroller runs an address recognition subroutine to detect the specified pause frame destination address, while the receiver detects the TYPE and OP CODE pause frame fields. On detection of a pause frame, TCR[GTS] is asserted by the FEC internally. When transmission has paused, the EIR[GRA] interrupt is asserted and the pause timer begins to increment. Note that the pause timer makes use of the transmit backoff timer hardware, which is used for tracking the appropriate collision backoff time in half-duplex mode. The pause timer increments once every slot time, until OPD[PAUSE_DUR] slot times have expired. On OPD[PAUSE_DUR] expiration, TCR[GTS] is deasserted allowing MAC data frame transmission to resume. Note that the receive flow control pause (TCR[RFC_PAUSE]) status bit is asserted while the transmitter is paused due to reception of a pause frame.

To transmit a pause frame, the FEC must operate in full-duplex mode and the user must assert flow control pause (TCR[TFC_PAUSE]). On assertion of transmit flow control pause (TCR[TFC_PAUSE]), the transmitter asserts TCR[GTS] internally. When the transmission of data frames stops, the EIR[GRA] (graceful stop complete) interrupt asserts. Following EIR[GRA] assertion, the pause frame is transmitted. On completion of pause frame transmission, flow control pause (TCR[TFC_PAUSE]) and TCR[GTS] are deasserted internally.

Table 26-39. Transmit pause frame registers

Pause frame fields	FEC register	Register contents
48-bit source address	{PAUR.PADDR1[0:31], PAUR.PADDR2[0:15]}	physical address
16-bit type	PAUR.PADDR2[16:31]	0x8808
16-bit opcode	PAUR.OP_PAUSE[0:15]	0x0001
16-bit pause duration	PAUR.OP_PAUSE[16:31]	0x0000 to 0xFFFF

The user must specify the desired pause duration in the OPD register.

Note that when the transmitter is paused due to receiver/microcontroller pause frame detection, transmit flow control pause (TCR[TFC_PAUSE]) may still be asserted and causes the transmission of a single pause frame. In this case, the EIR[GRA] interrupt is not asserted.

26.4.11 Inter-Packet Gap (IPG) time

The minimum inter-packet gap time for back-to-back transmission is 96 bit times. After completing a transmission or after the backoff algorithm completes, the transmitter waits for carrier sense to be negated before starting its 96-bit-time IPG counter. Frame transmission may begin 96 bit times after carrier sense is negated if it stays negated for at least 60 bit times. If carrier sense asserts during the last 36 bit times, it is ignored and a collision occurs.

The receiver receives back-to-back frames with a minimum spacing of at least 28 bit times. If an inter-packet gap between receive frames is less than 28 bit times, the following frame may be discarded by the receiver.

26.4.12 Collision handling

If a collision occurs during frame transmission, the Ethernet controller continues the transmission for at least 32 bit times, transmitting a JAM pattern consisting of 32 ones. If the collision occurs during the preamble sequence, the JAM pattern is sent after the end of the preamble sequence.

If a collision occurs within 512 bit times, the retry process is initiated. The transmitter waits a random number of slot times. A slot time is 512 bit times. If a collision occurs after 512 bit times, then no retransmission is performed and the end of frame buffer is closed with a late collision (LC) error indication.

26.4.13 Internal and external loopback

Both internal and external loopback are supported by the Ethernet controller. In loopback mode, both of the FIFOs are used and the FEC actually operates in a full-duplex fashion. Both internal and external loopback are configured using combinations of the LOOP and DRT bits in the RCR register and the FDEN bit in the TCR register.

For both internal and external loopback set $FDEN = 1$.

For internal loopback, set $RCR[LOOP] = 1$ and $RCR[DRT] = 0$. FEC_TX_EN and FEC_TX_ER do not assert during internal loopback. During internal loopback, the transmit/receive data rate is higher than in normal operation because the internal system clock is used by the transmit and receive blocks instead of the clocks from the external transceiver. This causes an increase in the required system bus bandwidth for transmit and receive data being DMAed to/from external memory. It may be necessary to pace the frames on the transmit side and/or limit the size of the frames to prevent transmit FIFO underrun and receive FIFO overflow.

For external loopback set $RCR[LOOP] = 0$, $RCR[DRT] = 0$ and configure the external transceiver for loopback.

26.4.14 Ethernet error-handling procedure

The Ethernet controller reports frame reception and transmission error conditions using the FEC RxBDs, the EIR register, and the MIB block counters.

26.4.14.1 Transmission errors

26.4.14.1.1 Transmitter underrun

If this error occurs, the FEC sends 32 bits that ensure a CRC error and stops transmitting. All remaining buffers for that frame are then flushed and closed. The UN bit is set in the EIR. The FEC then continues to the next transmit buffer descriptor and begins transmitting the next frame.

The UN interrupt is asserted if enabled in the EIMR register. This is mapped to interrupt vector 336.

26.4.14.1.2 Retransmission attempts limit expired

When this error occurs, the FEC terminates transmission. All remaining buffers for that frame are flushed and closed, and the RL bit is set in the EIR. The FEC then continues to the next transmit buffer descriptor and begins transmitting the next frame.

The RL interrupt is asserted if enabled in the EIMR register. This is mapped to interrupt vector 336.

26.4.14.1.3 Late collision

When a collision occurs after the slot time (512 bits starting at the preamble), the FEC terminates transmission. All remaining buffers for that frame are flushed and closed, and the LC bit is set in the EIR register. The FEC then continues to the next transmit buffer descriptor and begins transmitting the next frame.

The LC interrupt is asserted if enabled in the EIMR register. This is mapped to interrupt vector 336.

26.4.14.1.4 Heartbeat

Some transceivers have a self-test feature called “heartbeat” or “signal quality error.” To signify a good self-test, the transceiver indicates a collision to the FEC within four microseconds after completion of a frame transmitted by the Ethernet controller. This indication of a collision does not imply a real collision error on the network, but is rather an indication that the transceiver still seems to be functioning properly. This is called the heartbeat condition.

If the HBC bit is set in the TCR register and the heartbeat condition is not detected by the FEC after a frame transmission, then a heartbeat error occurs. When this error occurs, the FEC closes the buffer, sets the HB bit in the EIR register, and generates the HBERR interrupt if it is enabled. This is mapped to interrupt vector 336.

26.4.14.2 Reception errors

26.4.14.2.1 Overrun error

If the receive block has data to put into the receive FIFO and the receive FIFO is full, the FEC sets the OV bit in the RxBBD. All subsequent data in the frame is discarded. Subsequent frames may also be discarded until the receive FIFO is serviced by the DMA and space is made available. At this point the receive frame/status word is written into the FIFO with the OV bit set. This frame must be discarded by the driver.

26.4.14.2.2 Non-octet error (dribbling bits)

The Ethernet controller handles as many as seven dribbling bits when the receive frame terminates past a non-octet aligned boundary. Dribbling bits are not used in the CRC calculation. If a CRC error occurs, then the frame non-octet aligned (NO) error is reported in the RxBBD. If no CRC error is detected, no error is reported.

26.4.14.2.3 CRC error

When a CRC error occurs with no dribble bits, the FEC closes the buffer and sets the CR bit in the RxBBD. CRC checking cannot be disabled, but the CRC error can be ignored if checking is not required.

26.4.14.2.4 Frame length violation

When the receive frame length exceeds MAX_FL bytes, the BABR interrupt is generated, and the LG bit in the end of frame RxBBD is set. This is mapped to interrupt vector 336. The frame is not truncated unless the frame length exceeds 2047 bytes.

26.4.14.2.5 Truncation

When the receive frame length exceeds 2047 bytes the frame is truncated, and the TR bit is set in the RxBBD.

26.5 Buffer descriptors

This section provides a description of the operation of the driver/DMA via the buffer descriptors. It is followed by a detailed description of the receive and transmit descriptor fields.

26.5.1 Driver/DMA operation with buffer descriptors

The data for the FEC frames must reside in memory external to the FEC. The data for a frame is placed in one or more buffers. Associated with each buffer is a buffer descriptor (BD) that contains a starting address (pointer), data length, and status/control information (which contains the current state for the buffer). To permit maximum user flexibility, the BDs are also located in external memory and are read in by the FEC DMA engine.

Software “produces” buffers by allocating/initializing memory and initializing buffer descriptors. Setting the RxBBD[E] or TxBD[R] bit “produces” the buffer. Software writing to either the TDAR or RDAR tells the FEC that a buffer has been placed in external memory for the transmit or receive data traffic,

respectively. The hardware reads the BDs and “consumes” the buffers after they have been produced. After the data DMA is complete and the buffer descriptor status bits have been written by the DMA engine, the RxBD[E] or TxBD[R] bit is cleared by hardware to signal that the buffer has been “consumed.” Software may poll the BDs to detect when the buffers have been consumed or may rely on the buffer/frame interrupts. These buffers may then be processed by the driver and returned to the free list.

The ECR[ETHER_EN] signal operates as a reset to the BD/DMA logic. When ECR[ETHER_EN] is deasserted the DMA engine BD pointers are reset to point to the starting transmit and receive BDs. The buffer descriptors are not initialized by hardware during reset. At least one transmit and receive buffer descriptor must be initialized by software before the ECR[ETHER_EN] bit is set.

The buffer descriptors operate as two separate rings. ERDSR defines the starting address for receive BDs and ETDSR defines the starting address for transmit BDs. The last buffer descriptor in each ring is defined by the wrap (W) bit. When set, W indicates that the next descriptor in the ring is at the location pointed to by ERDSR and ETDSR for the receive and transmit rings, respectively. Buffer descriptor rings must start on a 32-bit boundary; however, it is recommended they are made 128-bit aligned.

26.5.1.1 Driver/DMA operation with transmit BDs

Typically a transmit frame is divided between multiple buffers. An example is to have an application payload in one buffer, TCP header in a second buffer, IP header in a third buffer, and Ethernet/IEEE 802.3 header in a fourth buffer. The Ethernet MAC does not prepend the Ethernet header (destination address, source address, length/type fields), so this must be provided by the driver in one of the transmit buffers. The Ethernet MAC can append the Ethernet CRC to the frame. Whether the CRC is appended by the MAC or by the driver is determined by the TC bit in the transmit BD, which must be set by the driver.

The driver (TxBD software producer) should set up Tx BDs in such a way that a complete transmit frame is given to the hardware at once. If a transmit frame consists of three buffers, the BDs should be initialized with pointer, length and control (W, L, TC, ABC) and then the TxBD[R] bits should be set = 1 in reverse order (3rd, 2nd, 1st BD) to ensure that the complete frame is ready in memory before the DMA begins. If the TxBDs are set up in order, the DMA Controller could DMA the first BD before the second was made available, potentially causing a transmit FIFO underrun.

In the FEC, the DMA is notified by the driver that new transmit frames are available by writing to the TDAR register. When this register is written to (data value is not significant) the FEC RISC tells the DMA to read the next transmit BD in the ring. Once started, the RISC + DMA continues to read and interpret transmit BDs in order and DMA the associated buffers, until a transmit BD is encountered with the R bit = 0. At this point, the FEC polls this BD one more time. If the R bit = 0 the second time, then the RISC stops the transmit descriptor read process until software sets up another transmit frame and writes to TDAR.

When the DMA of each transmit buffer is complete, the DMA writes back to the BD to clear the R bit, indicating that the hardware consumer is finished with the buffer. A second driver task (Tx BD software consumer) processes the transmit descriptor ring and returns buffers consumed by the hardware to the free list.

26.5.1.2 Driver/DMA operation with receive BDs

Unlike transmit, the length of the receive frame is unknown by the driver ahead of time. Therefore the driver must set a variable to define the length of all receive buffers. In the FEC, this variable is written to the EMRBR register.

The driver (RxB software producer) should set up some number of “empty” buffers for the Ethernet by initializing the address field and the E and W bits of the associated receive BDs. The hardware (receive DMA) consumes these buffers by filling them with data as frames are received and clearing the E bit and writing to the L (1 indicates last buffer in frame) bit, the frame status bits (if L = 1), and the length field.

If a receive frame spans multiple receive buffers, the L bit is only set for the last buffer in the frame. For non-last buffers, the length field in the receive BD is written by the DMA (at the same time the E bit is cleared) with the default receive buffer length value. For end of frame buffers, the receive BD is written with L = 1 and information written to the status bits (M, BC, MC, LG, NO, CR, OV, TR). Some of the status bits are error indicators that, if set, indicate the receive frame should be discarded and not given to higher layers. The frame status/length information is written into the receive FIFO following the end of the frame (as a single 32-bit word) by the receive logic. The length field for the end of frame buffer is written with the length of the entire frame, not just the length of the last buffer.

For simplicity the driver may assign the default receive buffer length to be large enough to contain an entire frame, keeping in mind that a malfunction on the network or out of spec implementation could result in giant frames. Frames of 2KB (2048) bytes or larger are truncated by the FEC at 2047 bytes so software is guaranteed never to see a receive frame larger than 2047 bytes.

Similar to transmit, the FEC polls the receive descriptor ring after the driver sets up receive BDs and writes to the RDAR register. As frames are received, the FEC fills receive buffers and updates the associated BDs, then reads the next BD in the receive descriptor ring. If the FEC reads a receive BD and finds the E bit = 0, it polls this BD once more. If the BD = 0 a second time, the FEC stops reading receive BDs until the driver writes to RDAR.

26.5.2 Ethernet receive buffer descriptor (RxB)

In the RxB, the user initializes the E and W bits in the first word and the pointer in second word. When the buffer has been DMAed, the Ethernet controller modifies the E, L, M, BC, MC, LG, NO, CR, OV, and TR bits and writes the length of the used portion of the buffer in the first word. The M, BC, MC, LG, NO, CR, OV and TR bits in the first word of the buffer descriptor are only modified by the Ethernet controller when the L bit is set.




Figure 26-30. Receive buffer descriptor (RxB)

Table 26-40. Receive buffer descriptor field definitions

Halfword	Location	Field Name	Description
Offset + 0	Bit 0	E	Empty. Written by the FEC (=0) and user (=1). 0 The data buffer associated with this BD has been filled with received data, or data reception has been aborted due to an error condition. The status and length fields have been updated as required. 1 The data buffer associated with this BD is empty, or reception is currently in progress.
Offset + 0	Bit 1	RO1	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, and its value does not affect hardware.
Offset + 0	Bit 2	W	Wrap. Written by user. 0 The next buffer descriptor is found in the consecutive location. 1 The next buffer descriptor is found at the location defined in ERDSR.
Offset + 0	Bit 3	RO2	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, and its value does not affect hardware.
Offset + 0	Bit 4	L	Last in frame. Written by the FEC. 0 The buffer is not the last in a frame. 1 The buffer is the last in a frame.
Offset + 0	Bits 5-6	—	Reserved.
Offset + 0	Bit 7	M	Miss. Written by the FEC. This bit is set by the FEC for frames that were accepted in promiscuous mode, but were flagged as a “miss” by the internal address recognition. Thus, while in promiscuous mode, the user can use the M-bit to quickly determine whether the frame was destined to this station. This bit is valid only if the L-bit is set and the PROM bit is set. 0 The frame was received because of an address recognition hit. 1 The frame was received because of promiscuous mode.
Offset + 0	Bit 8	BC	Set if the DA is broadcast (FF-FF-FF-FF-FF-FF).
Offset + 0	Bit 9	MC	Set if the DA is multicast and not BC.
Offset + 0	Bit 10	LG	Rx frame length violation. Written by the FEC. A frame length greater than RCR[MAX_FL] was recognized. This bit is valid only if the L-bit is set. The receive data is not altered in any way unless the length exceeds 2047 bytes.
Offset + 0	Bit 11	NO	Receive non-octet aligned frame. Written by the FEC. A frame that contained a number of bits not divisible by 8 was received, and the CRC check that occurred at the preceding byte boundary generated an error. This bit is valid only if the L-bit is set. When this bit is set, the CR bit is not set.
Offset + 0	Bit 12	—	Reserved.
Offset + 0	Bit 13	CR	Receive CRC error. Written by the FEC. This frame contains a CRC error and is an integral number of octets in length. This bit is valid only if the L-bit is set.
Offset + 0	Bit 14	OV	Overrun. Written by the FEC. A receive FIFO overrun occurred during frame reception. If this bit is set, the other status bits, M, LG, NO, CR, and CL lose their normal meaning and are zero. This bit is valid only if the L bit is set.

Table 26-40. Receive buffer descriptor field definitions (continued)

Halfword	Location	Field Name	Description
Offset + 0	Bit 15	TR	Set if the receive frame is truncated (frame length > 2047 bytes). If the TR bit is set the frame should be discarded and the other error bits should be ignored as they may be incorrect.
Offset + 2	Bits [0:15]	Data Length	Data length. Written by the FEC. Data length is the number of 8-bit data groups (octets) written by the FEC into this BD's data buffer if L = 0 (the value is equal to EMRBR), or the length of the frame including CRC if L = 1. It is written by the FEC once as the BD is closed.
Offset + 4	Bits [0:15]	A[0:15]	RX data buffer pointer, bits [0:15] ¹
Offset + 6	Bits [0:15]	A[16:31]	RX data buffer pointer, bits [16:31]

NOTES:

¹ The receive buffer pointer, which contains the address of the associated data buffer, must always be evenly divisible by 16. The buffer must reside in memory external to the FEC. This value is never modified by the Ethernet controller.

NOTE

Whenever the software driver sets an E bit in one or more receive descriptors, the driver should follow that with a write to RDAR.

26.5.3 Ethernet transmit buffer descriptor (TxBD)

Data is presented to the FEC for transmission by arranging it in buffers referenced by the channel's TxBDs. The Ethernet controller confirms transmission by clearing the ready bit (R bit) when DMA of the buffer is complete. In the TxBD the user initializes the R, W, L, and TC bits and the length (in bytes) in the first word, and the buffer pointer in the second word.

The FEC sets the R bit = 0 in the first word of the BD when the buffer has been DMAed. Status bits for the buffer/frame are not included in the transmit buffer descriptors. Transmit frame status is indicated via individual interrupt bits (error conditions) and in statistic counters in the MIB block. See [Section 26.3.3, MIB Block Counters Memory Map](#), for more details.




Figure 26-31. Transmit buffer descriptor (TxBD)

Table 26-41. Transmit buffer descriptor field definitions

Halfword	Location	Field Name	Description
Offset + 0	Bit 0	R	Ready. Written by the FEC and the user. 0 The data buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated data buffer. The FEC clears this bit after the buffer has been transmitted or after an error condition is encountered. 1 The data buffer, which has been prepared for transmission by the user, has not been transmitted or is currently being transmitted. No fields of this BD may be written by the user once this bit is set.
Offset + 0	Bit 1	TO1	Transmit software ownership. This field is reserved for software use. This read/write bit is not modified by hardware, and its value does not affect hardware.
Offset + 0	Bit 2	W	Wrap. Written by user. 0 The next buffer descriptor is found in the consecutive location. 1 The next buffer descriptor is found at the location defined in ETDSR.
Offset + 0	Bit 3	TO2	Transmit software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, and its value does not affect hardware.
Offset + 0	Bit 4	L	Last in frame. Written by user. 0 The buffer is not the last in the transmit frame. 1 The buffer is the last in the transmit frame.
Offset + 0	Bit 5	TC	Tx CRC. Written by user (only valid if L = 1). 0 End transmission immediately after the last data byte. 1 Transmit the CRC sequence after the last data byte.
Offset + 0	Bit 6	ABC	Append bad CRC. Written by user (only valid if L = 1). 0 No effect. 1 Transmit the CRC sequence inverted after the last data byte (regardless of TC value).
Offset + 0	Bits [7:15]	—	Reserved.
Offset + 2	Bits [0:15]	Data Length	Data length, written by user. Data length is the number of octets the FEC should transmit from this BD's data buffer. It is never modified by the FEC. Bits [0:10] are used by the DMA engine, bits[11:15] are ignored.
Offset + 4	Bits [0:15]	A[0:15]	Tx data buffer pointer, bits [0:15] ¹
Offset + 6	Bits [0:15]	A[16:31]	Tx data buffer pointer, bits [16:31].

NOTES:

¹ The transmit buffer pointer, which contains the address of the associated data buffer, must always be evenly divisible by four. The buffer must reside in memory external to the FEC. This value is never modified by the Ethernet controller.

NOTE

Once the software driver has set up the buffers for a frame, it should set up the corresponding BDs. The last step in setting up the BDs for a transmit frame should be to set the R bit in the first BD for the frame. The driver should follow that with a write to TDAR, which triggers the FEC to poll the next BD in the ring.

Chapter 27

FlexCAN Module

27.1 Introduction

The FlexCAN module is a communication controller implementing the FlexCAN protocol according to the CAN 2.0B protocol specification. A general block diagram is shown in [Figure 27-1](#), which describes the main sub-blocks implemented in the FlexCAN module, including two embedded memories, one for storing Message Buffers (MB) and another one for storing Rx Individual Mask Registers. The functions of the sub-modules are described in subsequent sections.

The PXS30 device includes four FlexCAN modules, referred to as FlexCAN_0 through FlexCAN_3. Each module supports 32 message buffers.




Figure 27-1. FlexCAN block diagram

27.1.1 Overview

The CAN protocol was primarily, but not only, designed to be used as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard and extended message frames. The Message Buffers are stored in an embedded RAM dedicated to the FlexCAN module.

The CAN Protocol Interface (CPI) sub-module manages the serial communication on the CAN bus, requesting RAM access for receiving and transmitting message frames, validating received messages and performing error handling. The Message Buffer Management (MBM) sub-module handles Message Buffer selection for reception and transmission, taking care of arbitration and ID matching algorithms. The Bus Interface Unit (BIU) sub-module controls the access to and from the internal interface bus, in order to establish connection to the CPU and to other blocks. Clocks, address and data buses, interrupt outputs and test signals are accessed through the BIU.

27.1.2 FlexCAN module features

The FlexCAN module includes these features:

- Full Implementation of the CAN protocol specification, Version 2.0B
 - Standard data and remote frames
 - Extended data and remote frames
 - 0 to 8 bytes data length
 - Programmable bit rate up to 1 Mbit/s
 - Content-related addressing
- Compliant with the ISO 11898-1 standard
- As many as 32 flexible Message Buffers (MB) of 0 to 8 bytes data length each
- Each MB configurable as Receive (Rx) or Transmit (Tx), all supporting standard and extended messages
- Individual Rx Mask Registers per MB
- Includes 544 bytes of RAM used for MB storage
- Includes 128 bytes of RAM used for individual Rx Mask Registers
- Full featured Rx FIFO with storage capacity for 6 frames and internal pointer handling
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against either 8 extended, 16 standard, or 32 partial (8-bit) IDs, with individual masking capability
- Selectable backwards compatibility with previous FlexCAN versions
- Programmable clock source to the CAN Protocol Interface, either FlexCAN clock or XOSC clock
- Unused MB and Rx Mask Register space can be used as general purpose RAM space
- Listen-only mode capability
- Programmable loop-back mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority



- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- Short latency time due to an arbitration scheme for high-priority messages
- Low power modes

27.1.3 Modes of operation

The FlexCAN module has four functional modes: Normal Mode (User and Supervisor), Freeze Mode, Listen-Only Mode, and Loop-Back Mode. Additionally, these low power modes are implemented: Disable Mode and Stop Mode.

- Normal Mode (User or Supervisor):
In Normal Mode, the module operates receiving and/or transmitting message frames, errors are handled normally and all the CAN Protocol functions are enabled. User and Supervisor Modes differ in the access to some restricted control registers.
- Freeze Mode:
Freeze Mode is enabled when the MCR[FRZ] bit is set. If enabled, Freeze Mode is entered when the HALT bit in MCR is set or when Debug Mode is requested at MCU level. In this mode, no transmission or reception of frames is done and synchronicity to the CAN bus is lost. See [Section 27.4.8.6, Freeze mode](#), for more information.
- Listen-Only Mode:
The module enters this mode when the CTRL[LOM] bit is set. In this mode, transmission is disabled, all error counters are frozen and the module operates in a CAN Error Passive mode. Only messages acknowledged by another CAN station are received. If the FlexCAN module detects a message that has not been acknowledged, it flags a BIT0 error (without changing the REC), as if it was trying to acknowledge the message.
- Loop-Back Mode:
The module enters this mode when the CTRL[LPB] bit is set. In this mode, the FlexCAN module performs an internal loop back that can be used for self-test operation. The bit stream output of the transmitter is internally fed back to the receiver input. The RXD pin is ignored and the TXD pin goes to the recessive state (logic '1'). The FlexCAN module behaves as it normally does when transmitting, and treats its own transmitted message as a message received from a remote node. In this mode, the FlexCAN module ignores the bit sent during the ACK slot in the CAN frame acknowledge field to ensure proper reception of its own message. Both transmit and receive interrupts are generated.
- Module Disable Mode:
This low power mode is entered when the MCR[MDIS] bit is set. When disabled, the module shuts down the clocks to the FlexCAN Protocol Interface and Message Buffer Management sub-modules. Exit from this mode is done by clearing the MCR[MDIS] bit. See [Section 27.4.8.7, Module disable mode](#), for more information.
- Stop Mode:

This low power mode is entered when Stop Mode is requested at the MCU level. When in Stop Mode, the module puts itself in an inactive state and then informs the CPU that the clocks can be shut down globally. Exit from this mode happens when the Stop Mode request is removed or when activity is detected on the CAN bus and the Self Wake Up mechanism is enabled. See [Section 27.4.8.8, Stop mode](#), for more information.

27.2 External signal description

27.2.1 Overview

Each FlexCAN module has two I/O signals connected to the external MCU pins. These signals are summarized in [Table 27-1](#) and described in more detail in the next subsections.

Table 27-1. FlexCAN signals

Signal Name	Direction	Description
RXD	Input	CAN Receive Pin
TXD	Output	CAN Transmit Pin

27.2.2 Signal descriptions

27.2.2.1 RXD

The RXD pin is the receive pin from the CAN bus transceiver. The dominant state is represented by logic level 0. The recessive state is represented by logic level 1.

27.2.2.2 TXD

The TXD pin is the transmit pin to the CAN bus transceiver. The dominant state is represented by logic level 0. The recessive state is represented by logic level 1.

27.3 Memory map and register description

This section describes the registers and data structures in the FlexCAN module. The base address of the module depends on the particular memory map of the MCU. The addresses presented here are relative to the base address.

The address space occupied by each FlexCAN module has 96 bytes for registers starting at the module base address, followed by MB storage space in embedded RAM starting at address 0x0060, and an extra ID Mask storage space in a separate embedded RAM starting at address 0x0880.

27.3.1 FlexCAN memory mapping

The Rx Global Mask (RXGMASK), Rx Buffer 14 Mask (RX14MASK), and the Rx Buffer 15 Mask (RX15MASK) registers are provided for backwards compatibility, and are not used when the Backwards Compatibility Configuration (BCC) bit in MCR is set.

If the MCR[BCC] bit is cleared, then the whole Rx Individual Mask Registers address range (0x0880–0x097F) is considered reserved space.

Table 27-2 shows the base addresses for the ADC modules. Addresses are the same for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). Table 27-3 shows the memory map for the ADC program-visible registers.

Table 27-2. FlexCAN module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	FlexCAN_0	0xFFFC_0000
	FlexCAN_1	0xFFFC_4000
	FlexCAN_2	0xFFFC_8000
	FlexCAN_3	0xFFFC_C000

Table 27-3. FlexCAN memory map

Offset from FlexCAN_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Module Configuration (MCR)	R/W	0xD890_000F	on page 27-12
0x0004	Control Register (CTRL)	R/W	0x0000_0000	on page 27-16
0x0008	Free Running Timer (TIMER)	R/W	0x0000_0000	on page 27-19
0x000C	Reserved			
0x0010	Rx Global Mask (RXGMASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0014	Rx Buffer 14 Mask (RX14MASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0018	Rx Buffer 15 Mask (RX15MASK)	R/W	0xFFFF_FFFF	on page 27-21
0x001C	Error Counter Register (ECR)	R/W	0x0000_0000	on page 27-22
0x0020	Error and Status Register (ESR)	R/W	0x0000_0000	on page 27-23
0x0024	Reserved			
0x0028	Interrupt Masks 1 (IMASK1)	R/W	0x0000_0000	on page 27-26
0x002C	Reserved			
0x0030	Interrupt Flags 1 (IFLAG1)	R/W	0x0000_0000	on page 27-27
0x0034–0x007F	Reserved			
0x0080–0x017F	Message Buffers MB0–MB15	R/W	0x0000_0000	on page 27-6
0x0180–0x027F	Message Buffers MB16–MB31	R/W	0x0000_0000	on page 27-6
0x0280–0x087F	Reserved			
0x0880–0x08BF	Rx Individual Mask Registers RXIMR0–RXIMR15	R/W	0x0000_0000	on page 27-28
0x08C0–0x08FF	Rx Individual Mask Registers RXIMR16–RXIMR31	R/W	0x0000_0000	on page 27-28
0x0900–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

Table 27-4 shows the effect of reset on the FlexCAN registers.

Table 27-4. Reset effect on registers

Use	Access type	Affected by hard reset	Affected by soft reset
Module Configuration (MCR)	S	Yes	Yes
Control Register (CTRL)	S/U	Yes	No
Free Running Timer (TIMER)	S/U	Yes	Yes
Rx Global Mask (RXGMASK)	S/U	Yes	No
Rx Buffer 14 Mask (RX14MASK)	S/U	Yes	No
Rx Buffer 15 Mask (RX15MASK)	S/U	Yes	No
Error Counter Register (ECR)	S/U	Yes	Yes
Error and Status Register (ESR)	S/U	Yes	Yes
Interrupt Masks 1 (IMASK1)	S/U	Yes	Yes
Interrupt Flags 1 (IFLAG1)	S/U	Yes	Yes
Message Buffers MB0–MB15	S/U	No	No
Message Buffers MB16–MB31	S/U	No	No
Rx Individual Mask Registers RXIMR0–RXIMR15	S/U	No	No
Rx Individual Mask Registers RXIMR16–RXIMR31	S/U	No	No

The FlexCAN module stores CAN messages for transmission and reception using a Message Buffer structure. Each individual MB is formed by 16 bytes mapped on memory as described in Table 27-5. Table 27-5 shows a Standard/Extended Message Buffer (MB0) memory map, using 16 bytes total (0x80–0x8F space).

Table 27-5. Message buffer MB0 memory mapping

Address Offset	MB Field
0x80	Control and Status (C/S)
0x84	Identifier Field
0x88–0x8F	Data Field 0 – Data Field 7 (1 byte each)

27.3.2 Message buffer structure

The Message Buffer structure used by the FlexCAN module is represented in Figure 27-2. Both Extended and Standard Frames (29-bit Identifier and 11-bit Identifier, respectively) used in the CAN specification (Version 2.0 Part B) are represented.




Figure 27-2. Message buffer structure

Table 27-6. Message buffer structure field description

Field	Description
CODE	<p>Message Buffer Code</p> <p>This 4-bit field can be accessed (read or write) by the CPU and by the Flexcan module itself, as part of the message buffer matching and arbitration process. The encoding is shown in Table 27-7 and Table 27-8. See Section 27.4, Functional description, for additional information.</p>
SRR	<p>Substitute Remote Request</p> <p>Fixed recessive bit, used only in extended format. It must be set to 1 by the user for transmission (Tx Buffers) and is stored with the value received on the CAN bus for Rx receiving buffers. It can be received as either recessive or dominant. If the FlexCAN module receives this bit as dominant, then it is interpreted as arbitration loss.</p> <p>0 Dominant is not a valid value for transmission in Extended Format frames. 1 Recessive value is compulsory for transmission in Extended Format frames.</p>
IDE	<p>ID Extended Bit</p> <p>This bit identifies whether the frame format is standard or extended.</p> <p>0 Frame format is standard. 1 Frame format is extended.</p>
RTR	<p>Remote Transmission Request</p> <p>This bit is used for requesting transmissions of a data frame. If the FlexCAN module transmits this bit as 1 (recessive) and receives it as 0 (dominant), it is interpreted as arbitration loss. If this bit is transmitted as 0 (dominant), then if it is received as 1 (recessive), the FlexCAN module treats it as bit error. If the value received matches the value transmitted, it is considered as a successful bit transmission.</p> <p>0 Indicates the current MB has a Data Frame to be transmitted. 1 Indicates the current MB has a Remote Frame to be transmitted.</p>

Table 27-6. Message buffer structure field description (continued)

Field	Description
LENGTH	<p>Length of Data in Bytes</p> <p>This 4-bit field is the length (in bytes) of the Rx or Tx data, which is located in offset 0x8 through 0xF of the MB space (see Figure 27-2). In reception, this field is written by the FlexCAN module, copied from the DLC (Data Length Code) field of the received frame. In transmission, this field is written by the CPU and corresponds to the DLC field value of the frame to be transmitted. When RTR=1, the Frame to be transmitted is a Remote Frame and does not include the data field, regardless of the Length field.</p>
TIME STAMP	<p>Free-Running Counter Time Stamp</p> <p>This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.</p>
PRIO	<p>Local priority</p> <p>This 3-bit field is only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority. See Section 27.4.3, Arbitration process.</p>
ID	<p>Frame Identifier</p> <p>In Standard Frame format, only the 11 most significant bits (3 to 13) are used for frame identification in both receive and transmit cases. The 18 least significant bits are ignored. In Extended Frame format, all bits are used for frame identification in both receive and transmit cases.</p>
DATA	<p>Data Field</p> <p>As many as 8 bytes can be used for a data frame. For Rx frames, the data is stored as it is received from the CAN bus. For Tx frames, the CPU prepares the data field to be transmitted within the frame.</p>

Table 27-7. Message buffer code for Rx buffers

Rx code BEFORE Rx new frame	Description	Rx code AFTER Rx new frame	Comment
0000	INACTIVE: MB is not active.	—	MB does not participate in the matching process.
0100	EMPTY: MB is active and empty.	0010	MB participates in the matching process. When a frame is received successfully, the code is automatically updated to FULL.
0010	FULL: MB is full.	0010	The act of reading the C/S word followed by unlocking the MB does not make the code return to EMPTY. It remains FULL. If a new frame is written to the MB after the C/S word was read and the MB was unlocked, the code still remains FULL.
		0110	If the MB is FULL and a new frame is overwritten to this MB before the CPU had time to read it, the code is automatically updated to OVERRUN. Refer to Section 27.4.5, Matching process , for details about overrun behavior.

Table 27-7. Message buffer code for Rx buffers

Rx code BEFORE Rx new frame	Description	Rx code AFTER Rx new frame	Comment
0110	OVERRUN: a frame was overwritten into a full buffer.	0010	If the code indicates OVERRUN but the CPU reads the C/S word and then unlocks the MB, when a new frame is written to the MB the code returns to FULL.
		0110	If the code already indicates OVERRUN, and yet another new frame must be written, the MB is overwritten again, and the code remains OVERRUN. Refer to Section 27.4.5, Matching process , for details about overrun behavior.
0XY1 ¹	BUSY: Flexcan is updating the contents of the MB. The CPU must not access the MB.	0010	An EMPTY buffer was written with a new frame (XY was 01).
		0110	A FULL/OVERRUN buffer was overwritten (XY was 11).

NOTES:

¹ Note that for Tx MBs (see [Table 27-8](#)), the BUSY bit should be ignored upon read, except when AEN bit is set in the MCR register.

Table 27-8. Message buffer code for Tx buffers


RTR	Initial Tx code	Code after successful transmission	Description
X	1000	—	INACTIVE: MB does not participate in the arbitration process.
X	1001	—	ABORT: MB was configured as Tx and CPU aborted the transmission. This code is only valid when the MCR[AEN] bit is set. MB does not participate in the arbitration process.
0	1100	1000	Transmit data frame unconditionally once. After transmission, the MB automatically returns to the INACTIVE state.
1	1100	0100	Transmit remote frame unconditionally once. After transmission, the MB automatically becomes an Rx MB with the same ID.
0	1010	1010	Transmit a data frame whenever a remote request frame with the same ID is received. This MB participates simultaneously in both the matching and arbitration processes. The matching process compares the ID of the incoming remote request frame with the ID of the MB. If a match occurs this MB is allowed to participate in the current arbitration process and the Code field is automatically updated to '1110' to allow the MB to participate in future arbitration runs. When the frame is eventually transmitted successfully, the Code automatically returns to '1010' to restart the process again.
0	1110	1010	This is an intermediate code that is automatically written to the MB by the MBM as a result of match to a remote request frame. The data frame is transmitted unconditionally once and then the code automatically returns to '1010'. The CPU can also write this code with the same effect.

Table 27-9. MB0–MB31 addresses

Address	Register	Address	Register
Base + 0x0080	MB0	Base + 0x0180	MB16
Base + 0x0090	MB1	Base + 0x0190	MB17
Base + 0x00A0	MB2	Base + 0x01A0	MB18
Base + 0x00B0	MB3	Base + 0x01B0	MB19
Base + 0x00C0	MB4	Base + 0x01C0	MB20
Base + 0x00D0	MB5	Base + 0x01D0	MB21
Base + 0x00E0	MB6	Base + 0x01E0	MB22
Base + 0x00F0	MB7	Base + 0x01F0	MB23
Base + 0x0100	MB8	Base + 0x0200	MB24
Base + 0x0110	MB9	Base + 0x0210	MB25
Base + 0x0120	MB10	Base + 0x0220	MB26
Base + 0x0130	MB11	Base + 0x0230	MB27
Base + 0x0140	MB12	Base + 0x0240	MB28
Base + 0x0150	MB13	Base + 0x0250	MB29
Base + 0x0160	MB14	Base + 0x0260	MB30
Base + 0x0170	MB15	Base + 0x0270	MB31


27.3.3 Rx FIFO structure

When the FEN bit is set in the MCR, the memory area from 0x80 to 0xFC (which is normally occupied by MBs 0 to 7) is used by the reception FIFO engine. [Figure 27-3](#) shows the Rx FIFO data structure. The region 0x80–0x8C contains an MB structure which is the port through which the CPU reads data from the FIFO (the oldest frame received and not read yet). The region 0x90–0xDC is reserved for internal use of the FIFO engine. The region 0xE0–0xFC contains an 8-entry ID table that specifies filtering criteria for accepting frames into the FIFO. [Figure 27-4](#) shows the three different formats that the elements of the ID table can assume, depending on the IDAM field of the MCR. Note that all elements of the table must have the same format. See [Section 27.4.7, Rx FIFO](#), for more information.



= Unimplemented or Reserved

Figure 27-3. Rx FIFO structure



= Unimplemented or Reserved

Figure 27-4. ID Table 0–7

Table 27-10. ID Table field descriptions

Field	Description
REM	Remote Frame. This bit specifies if Remote Frames are accepted into the FIFO if they match the target ID. 0 Remote Frames are rejected and data frames can be accepted. 1 Remote Frames can be accepted and data frames are rejected.
EXT	Extended Frame. Specifies whether extended or standard frames are accepted into the FIFO if they match the target ID. 1 Extended frames can be accepted and standard frames are rejected. 0 Extended frames are rejected and standard frames can be accepted.
RXIDA	Rx Frame Identifier (Format A). Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, only the 11 most significant bits (2 to 12) are used for frame identification. In the extended frame format, all bits are used.
RXIDB_[0:1]	Rx Frame Identifier (Format B). Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, the 11 most significant bits (a full standard ID) (2 to 12 and 18 to 28) are used for frame identification. In the extended frame format, all 14 bits of the field are compared to the 14 most significant bits of the received ID.
RXIDC_[0:3]	Rx Frame Identifier (Format C). Specifies an ID to be used as acceptance criteria for the FIFO. In both standard and extended frame formats, all 8 bits of the field are compared to the 8 most significant bits of the received ID.

27.3.4 Register descriptions

The FlexCAN registers are described in this section in ascending address order.

27.3.4.1 Module Configuration Register (MCR)

The Module Configuration Register (MCR) defines global system configurations, such as the module operation mode (e.g., low power) and maximum message buffer configuration. This register can be accessed at any time, however some fields must be changed only during Freeze Mode.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R					NOT_RDY	WAK_MSK	SOFT_RST	FRZ_ACK	SUPV	SLF_WAK	WRN_EN	LPM_ACK	0	0	SRX_DIS	BCC
W	MDIS	FRZ	FEN	HALT												
Reset	1	1	0	1	1	0	0	0	1	0	0	1	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	LPRIO_EN	AEN	0	0	IDAM		0	0	MAXMB					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 27-5. Module Configuration Register (MCR)

Table 27-11. MCR field descriptions

Field	Description
MDIS	<p>Module Disable</p> <p>This bit controls whether the FlexCAN module is enabled or not. When disabled, the FlexCAN module shuts down the clocks to the FlexCAN Protocol Interface and Message Buffer Management submodules. This is the only bit in MCR not affected by soft reset. See Section 27.4.8.7, Module disable mode, for more information.</p> <p>0 Enable the FlexCAN module. 1 Disable the FlexCAN module.</p>
FRZ	<p>Freeze Enable</p> <p>The FRZ bit specifies the FlexCAN behavior when the HALT bit in the MCR Register is set or when Debug Mode is requested at MCU level. When FRZ is set, the FlexCAN module is able to enter Freeze Mode. Negation of this bit field causes the FlexCAN module to exit from Freeze Mode.</p> <p>0 Not able to enter Freeze Mode. 1 Able to enter Freeze Mode.</p>
FEN	<p>FIFO Enable</p> <p>This bit controls whether the FIFO feature is enabled or not. When FEN is set, MBs 0 to 7 cannot be used for normal reception and transmission because the corresponding memory region (0x80–0xFF) is used by the FIFO engine. See Section 27.3.3, Rx FIFO structure, and Section 27.4.7, Rx FIFO, for more information.</p> <p>0 FIFO disabled. 1 FIFO enabled.</p>
HALT	<p>Halt FlexCAN</p> <p>Setting this bit puts the FlexCAN module into Freeze Mode. The CPU should clear it after initializing the Message Buffers and Control Register. No reception or transmission is performed by the FlexCAN module before this bit is cleared. While in Freeze Mode, the CPU has write access to the ECR register that is otherwise read-only. Freeze Mode cannot be entered while the FlexCAN module is in any of the low power modes. See Section 27.4.8.6, Freeze mode, for more information.</p> <p>0 No Freeze Mode request. 1 Enters Freeze Mode if the FRZ bit is set.</p>
NOT_RDY	<p>FlexCAN Not Ready</p> <p>This read-only bit indicates that the FlexCAN module is either in Disable Mode, Stop Mode or Freeze Mode. It is cleared once the FlexCAN module has exited these modes.</p> <p>0 FlexCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode. 1 FlexCAN module is either in Disable Mode, Stop Mode or Freeze Mode.</p>
WAK_MSK	<p>Wake Up Interrupt Mask</p> <p>This bit enables the Wake Up Interrupt generation.</p> <p>0 Wake Up Interrupt is disabled. 1 Wake Up Interrupt is enabled.</p>

Table 27-11. MCR field descriptions (continued)

Field	Description
SOFT_RST	<p>Soft Reset</p> <p>When this bit is set, the FlexCAN module resets its internal state machines and some of the memory mapped registers. The following registers are reset: MCR (except the MDIS bit), TIMER, ECR, ESR, IMASK1, IFLAG1. Configuration registers that control the interface to the CAN bus are not affected by soft reset. The following registers are unaffected:</p> <ul style="list-style-type: none"> • CTRL • RXIMR0–RXIMR31 • RXGMASK, RX14MASK, RX15MASK • all Message Buffers <p>The SOFT_RST bit can be set directly by the CPU when it writes to the MCR register, but it is also set when global soft reset is requested at MCU level. Since soft reset is synchronous and has to follow a request/acknowledge procedure across clock domains, it may take some time to fully propagate its effect. The SOFT_RST bit remains set while reset is pending, and is automatically cleared when reset completes. Therefore, software can poll this bit to know when the soft reset has completed.</p> <p>Soft reset cannot be applied while clocks are shut down in any of the low power modes. The module should be first removed from low power mode, and then soft reset can be applied.</p> <p>0 No reset request. 1 Resets the registers marked as “affected by soft reset” in Table 27-4.</p>
FRZ_ACK	<p>Freeze Mode Acknowledge</p> <p>This read-only bit indicates that the FlexCAN module is in Freeze mode and its prescaler is stopped. The Freeze mode request cannot be granted until current transmission or reception processes have finished. Therefore the software can poll the FRZ_ACK bit to know when the FlexCAN module has actually entered Freeze Mode. If the Freeze mode request is negated, then this bit is cleared once the FlexCAN prescaler is running again. If Freeze mode is requested while the FlexCAN module is in any of the low power modes, then the FRZ_ACK bit is set only when the low power mode is exited. See Section 27.4.8.6, Freeze mode, for more information.</p> <p>0 FlexCAN not in Freeze mode, prescaler running. 1 FlexCAN in Freeze mode, prescaler stopped.</p>
SUPV	<p>Supervisor Mode</p> <p>This bit configures some of the FlexCAN registers to be either in Supervisor or Unrestricted memory space. The registers affected by this bit are marked as S/U in the Access Type column of Table 27-4. The reset value of this bit is 1, so the affected registers start with Supervisor access restrictions.</p> <p>0 Affected registers are in Unrestricted memory space. 1 Affected registers are in Supervisor memory space. Any access without supervisor permission behaves as though the access was done to an unimplemented register location.</p>
SLF_WAK	<p>Self Wake Up</p> <p>This bit enables the Self Wake Up feature when the FlexCAN module is in Stop Mode. If this bit had been set by the time the FlexCAN module entered Stop Mode, then the FlexCAN module looks for a recessive to dominant transition on the bus during these modes. If a transition from recessive to dominant is detected, the FlexCAN module resumes its clocks and, if enabled to do so, generates a Wake Up interrupt to the CPU. If a transition from recessive to dominant is detected during Stop Mode, then the FlexCAN module generates, if enabled to do so, a Wake Up interrupt to the CPU so that it can resume the clocks globally. This bit cannot be written while the module is in Stop Mode.</p> <p>0 FlexCAN Self Wake Up feature disabled. 1 FlexCAN Self Wake Up feature enabled.</p>

Table 27-11. MCR field descriptions (continued)

Field	Description
WRN_EN	<p>Warning Interrupt Enable</p> <p>When set, this bit enables the generation of the TWRN_INT and RWRN_INT flags in the ESR register. If WRN_EN is cleared, the TWRN_INT and RWRN_INT flags always are zero, independent of the values of the error counters, and no warning interrupt is ever generated.</p> <p>0 TWRN_INT and RWRN_INT bits are zero, independent of the values in the error counters.</p> <p>1 TWRN_INT and RWRN_INT bits are set when the respective error counter transitions from < 96 to ≥ 96.</p>
LPM_ACK	<p>Low Power Mode Acknowledge</p> <p>This read-only bit indicates that the FlexCAN module is either in Disable Mode or Stop Mode. Either of these low power modes cannot be entered until all current transmission or reception processes have finished, so the CPU can poll the LPM_ACK bit to know when the FlexCAN module has actually entered low power mode. See Section 27.4.8.7, Module disable mode, and Section 27.4.8.8, Stop mode, for more information.</p> <p>0 FlexCAN not in any of the low power modes.</p> <p>1 FlexCAN is either in Disable Mode or Stop mode.</p>
SRX_DIS	<p>Self Reception Disable</p> <p>This bit defines whether the FlexCAN module is allowed to receive frames transmitted by itself. If this bit is set, frames transmitted by the module are not stored in any MB, regardless if the MB is programmed with an ID that matches the transmitted frame, and no interrupt flag or interrupt signal is generated due to the frame reception.</p> <p>0 Self reception enabled.</p> <p>1 Self reception disabled.</p>
BCC	<p>Backwards Compatibility Configuration</p> <p>This bit is provided to support backwards compatibility with previous FlexCAN versions. When this bit is cleared, the following configuration is applied:</p> <ul style="list-style-type: none"> • For MCUs supporting individual Rx ID masking, this feature is disabled. Instead of individual ID masking per MB, the FlexCAN module uses its previous masking scheme with RXGMASK, RX14MASK, and RX15MASK. • The reception queue feature is disabled. Upon receiving a message, if the first MB with a matching ID that is found is still occupied by a previous unread message, the FlexCAN module does not look for another matching MB. It overrides this MB with the new message and sets the CODE field to '0110' (overrun). <p>Upon reset this bit is cleared, allowing legacy software to work without modification.</p> <p>0 Individual Rx masking and queue feature are disabled.</p> <p>1 Individual Rx masking and queue feature are enabled.</p>
LPRIO_EN	<p>Local Priority Enable</p> <p>This bit is provided for backwards compatibility reasons. It controls whether the local priority feature is enabled or not. It extends the ID used during the arbitration process. With this extended ID concept, the arbitration process is done based on the full 32-bit word, but the actual transmitted ID still has 11-bit for standard frames and 29-bit for extended frames.</p> <p>0 Local Priority disabled.</p> <p>1 Local Priority enabled.</p>
AEN	<p>Abort Enable</p> <p>This bit is supplied for backwards compatibility reasons. When set, it enables the Tx abort feature. This feature guarantees a safe procedure for aborting a pending transmission, so that no frame is sent in the CAN bus without notification.</p> <p>0 Abort disabled.</p> <p>1 Abort enabled.</p>

Table 27-11. MCR field descriptions (continued)

Field	Description															
IDAM	<p>ID Acceptance Mode</p> <p>This 2-bit field identifies the format of the elements of the Rx FIFO filter table, as shown in the following table. Note that all elements of the table are configured at the same time by this field (they are all the same format). See Section 27.3.3, Rx FIFO structure.</p> <table border="1"> <thead> <tr> <th>IDAM</th> <th>Format</th> <th>Explanation</th> </tr> </thead> <tbody> <tr> <td>0b00</td> <td>A</td> <td>One full ID (standard or extended) per filter element.</td> </tr> <tr> <td>0b01</td> <td>B</td> <td>Two full standard IDs or two partial 14-bit extended IDs per filter element.</td> </tr> <tr> <td>0b10</td> <td>C</td> <td>Four partial 8-bit IDs (standard or extended) per filter element.</td> </tr> <tr> <td>0b11</td> <td>D</td> <td>All frames rejected.</td> </tr> </tbody> </table>	IDAM	Format	Explanation	0b00	A	One full ID (standard or extended) per filter element.	0b01	B	Two full standard IDs or two partial 14-bit extended IDs per filter element.	0b10	C	Four partial 8-bit IDs (standard or extended) per filter element.	0b11	D	All frames rejected.
IDAM	Format	Explanation														
0b00	A	One full ID (standard or extended) per filter element.														
0b01	B	Two full standard IDs or two partial 14-bit extended IDs per filter element.														
0b10	C	Four partial 8-bit IDs (standard or extended) per filter element.														
0b11	D	All frames rejected.														
MAXMB	<p>Maximum Number of Message Buffers</p> <p>This 6-bit field defines the maximum number of message buffers that take part in the matching and arbitration processes. The reset value (0x0F) is equivalent to 16 MB configuration. This field should be changed only while the module is in Freeze Mode.</p> <p style="text-align: center;">Maximum MBs in use = MAXMB + 1</p> <p>Note: MAXMB has to be programmed with a value smaller or equal to the number of available Message Buffers, otherwise the FlexCAN module cannot transmit or receive frames.</p>															

27.3.4.2 Control Register (CTRL)

The Control Register (CTRL) is defined for specific FlexCAN control features related to the CAN bus, such as bit-rate, programmable sampling point within an Rx bit, Loop Back Mode, Listen Only Mode, Bus Off recovery behavior and interrupt enabling (Bus-Off, Error, Warning). It also determines the Division Factor for the clock prescaler. This register can be accessed at any time, however some fields must be changed only during either Disable Mode or Freeze Mode. Find more information in the fields descriptions ahead.




Figure 27-6. Control Register (CTRL)

Table 27-12. CTRL field descriptions

Field	Description
PRES DIV	<p>Prescaler Division Factor</p> <p>This 8-bit field defines the ratio between the CPI clock frequency and the Serial Clock (Sclock) frequency. The Sclock period defines the time quantum of the CAN protocol. For the reset value, the Sclock frequency is equal to the CPI clock frequency. The Maximum value of this register is 0xFF, that gives a minimum Sclock frequency equal to the CPI clock frequency divided by 256. For more information refer to Section 27.4.8.4, Protocol timing.</p> <p>Sclock frequency = CPI clock frequency / (PRES DIV + 1).</p>
RJW	<p>Resync Jump Width</p> <p>This 2-bit field defines the maximum number of time quanta (one time quantum is equal to the Sclock period) that a bit time can be changed by one resynchronization. The valid programmable values are 0–3.</p> <p>Resync Jump Width = RJW + 1.</p>
PSEG1	<p>PSEG1 — Phase Segment 1</p> <p>This 3-bit field defines the length of Phase Buffer Segment 1 in the bit time. The valid programmable values are 0–7.</p> <p>Phase Buffer Segment 1(PSEG1 + 1) x Time-Quanta.</p>
PSEG2	<p>PSEG2 — Phase Segment 2</p> <p>This 3-bit field defines the length of Phase Buffer Segment 2 in the bit time. The valid programmable values are 1–7.</p> <p>Phase Buffer Segment 2 = (PSEG2 + 1) x Time-Quanta.</p>
BOFF_MSK	<p>Bus Off Mask</p> <p>This bit provides a mask for the Bus Off Interrupt.</p> <p>0 Bus Off interrupt disabled. 1 Bus Off interrupt enabled.</p>
ERR_MSK	<p>Error Mask</p> <p>This bit provides a mask for the Error Interrupt.</p> <p>0 Error interrupt disabled. 1 Error interrupt enabled.</p>
CLK_SRC	<p>FlexCAN Engine Clock Source</p> <p>This bit selects the clock source to the CAN Protocol Interface (CPI) to be either the FlexCAN clock or the XOSC clock. The selected clock is the one fed to the prescaler to generate the Serial Clock (Sclock). In order to guarantee reliable operation, this bit should only be changed while the module is in Disable Mode. See Section 27.4.8.4, Protocol timing, for more information.</p> <p>0 The FlexCAN engine clock source is the XOSC clock. 1 The FlexCAN engine clock source is the FlexCAN clock.</p>
TWRN_MSK	<p>Tx Warning Interrupt Mask</p> <p>This bit provides a mask for the Tx Warning Interrupt associated with the TWRN_INT flag in the ESR register. This bit has no effect if the MCR[WRN_EN] bit is cleared and it is read as 0 when WRN_EN is cleared.</p> <p>0 Tx Warning Interrupt disabled. 1 Tx Warning Interrupt enabled.</p>

Table 27-12. CTRL field descriptions (continued)

Field	Description
RWRN_MSK	<p>Rx Warning Interrupt Mask</p> <p>This bit provides a mask for the Rx Warning Interrupt associated with the ESR[RWRN_INT] flag. This bit has no effect if the MCR[WRN_EN] bit is cleared and it is read as 0 when WRN_EN is cleared.</p> <p>0 Rx Warning Interrupt disabled. 1 Rx Warning Interrupt enabled.</p>
LPB	<p>Loop Back</p> <p>This bit configures the FlexCAN module to operate in Loop-Back Mode. In this mode, the FlexCAN module performs an internal loop back that can be used for self-test operation. The bit stream output of the transmitter is fed back internally to the receiver input. The RXD pin is ignored and the Tx CAN output goes to the recessive state (logic 1). the FlexCAN module behaves as it normally does when transmitting, and treats its own transmitted message as a message received from a remote node. In this mode, the FlexCAN module ignores the bit sent during the ACK slot in the CAN frame acknowledge field, generating an internal acknowledge bit to ensure proper reception of its own message. Both transmit and receive interrupts are generated.</p> <p>0 Loop Back disabled. 1 Loop Back enabled.</p>
SMP	<p>Sampling Mode</p> <p>This bit defines the sampling mode of FlexCAN bits at the RXD input.</p> <p>0 Just one sample determines the bit value. 1 Three samples are used to determine the value of the received bit: the regular one (sample point) and two preceding samples, a majority rule is used.</p>
BOFF_REC	<p>Bus Off Recovery Mode</p> <p>This bit defines how the FlexCAN module recovers from Bus Off state. If this bit is cleared, automatic recovering from Bus Off state occurs according to the CAN Specification 2.0B. If the bit is set, automatic recovery from Bus Off is disabled and the module remains in Bus Off state until the bit is cleared by the user. If the negation occurs before 128 sequences of 11 recessive bits are detected on the CAN bus, then Bus Off recovery happens as if the BOFF_REC bit had never been set. If the negation occurs after 128 sequences of 11 recessive bits occurred, then the FlexCAN module resynchronizes to the bus by waiting for 11 recessive bits before joining the bus. After negation, the BOFF_REC bit can be set again during Bus Off, but it will only be effective the next time the module enters Bus Off. If BOFF_REC was cleared when the module entered Bus Off, setting it during Bus Off will not be effective for the current Bus Off recovery.</p> <p>0 Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B. 1 Automatic recovering from Bus Off state disabled.</p>
TSYN	<p>Timer Sync Mode</p> <p>This bit enables a mechanism that resets the free-running timer each time a message is received in Message Buffer 0. This feature provides means to synchronize multiple FlexCAN stations with a special "SYNC" message (that is, global network time). If the FEN bit in MCR is set (FIFO enabled), MB8 is used for timer synchronization instead of MB0.</p> <p>0 Timer Sync feature disabled. 1 Timer Sync feature enabled</p>
LBUF	<p>Lowest Buffer Transmitted First</p> <p>This bit defines the ordering mechanism for Message Buffer transmission. When set, the LPRIO_EN bit does not affect the priority arbitration.</p> <p>0 Buffer with highest priority is transmitted first. 1 Lowest number buffer is transmitted first.</p>

Table 27-12. CTRL field descriptions (continued)

Field	Description
LOM	<p>Listen-Only Mode</p> <p>This bit configures the FlexCAN module to operate in Listen Only Mode. In this mode, transmission is disabled, all error counters are frozen and the module operates in a CAN Error Passive mode [Ref. 1]. Only messages acknowledged by another CAN station are received. If the FlexCAN module detects a message that has not been acknowledged, it flags a BIT0 error (without changing the REC), as if it was trying to acknowledge the message.</p> <p>0 Listen Only Mode is deactivated. 1 FlexCAN module operates in Listen Only Mode.</p>
PROPSEG	<p>Propagation Segment</p> <p>This 3-bit field defines the length of the Propagation Segment in the bit time. The valid programmable values are 0–7.</p> <p>Propagation Segment Time = (PROPSEG + 1) × Time-Quanta. Time-Quantum = one Sclock period.</p>

27.3.4.3 Free Running Timer (TIMER)

The Free Running Timer (TIMER) register represents a 16-bit free-running counter that can be read and written by the CPU. The timer starts from 0x0000 after Reset, counts linearly to 0xFFFF, and wraps around.

The timer is clocked by the FlexCAN bit clock (which defines the baud rate on the CAN bus). During a message transmission/reception, it increments by one for each bit that is received or transmitted. When there is no message on the bus, it counts using the previously programmed baud rate. During Freeze Mode, the timer is not incremented.

The timer value is captured at the beginning of the identifier field of any frame on the CAN bus. This captured value is written into the Time Stamp entry in a message buffer after a successful reception or transmission of a message.

Writing to the timer is an indirect operation. The data is first written to an auxiliary register and then an internal request/acknowledge procedure across clock domains is executed. All this is transparent to the user, except for the fact that the data takes some time to be actually written to the register. If desired, software can poll the register to discover when the data was actually written.




Figure 27-7. Free Running Timer (TIMER)

Table 27-13. TIMER field descriptions

Field	Description
TIMER	Holds the value for this timer.

27.3.4.4 Rx Global Mask (RXGMASK)

The Rx Global Mask (RXGMASK) register is provided for legacy support and for low cost MCUs that do not have the individual masking per Message Buffer feature. For MCUs supporting individual masks per MB, setting the BCC bit in MCR causes the RXGMASK Register to have no effect on the module operation. For MCUs not supporting individual masks per MB, this register is always effective.

RXGMASK is used as acceptance mask for all Rx MBs, excluding MBs 14–15, which have individual mask registers. When the FEN bit in MCR is set (FIFO enabled), the RXGMASK also applies to all elements of the ID filter table, except elements 6–7, which have individual masks.

Refer to [Section 27.4.7, Rx FIFO](#), for important details on usage of RXGMASK on filtering process for Rx FIFO.

The contents of this register must be programmed while the module is in Freeze Mode, and must not be modified when the module is transmitting or receiving frames.




Figure 27-8. Rx Global Mask register (RXGMASK)

Table 27-14. RXGMASK field description

Field	Description
MI31–MI0	Mask Bits For normal Rx MBs, the mask bits affect the ID filter programmed on the MB. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR). 0 The corresponding bit in the filter is “don’t care.” 1 The corresponding bit in the filter is checked against the one received.

27.3.4.5 Rx 14 Mask (RX14MASK)

The Rx 14 Mask (RX14MASK) register is provided for legacy support and for low cost MCUs that do not have the individual masking per Message Buffer feature. For MCUs supporting individual masks per MB, setting the BCC bit in MCR causes the RX14MASK Register to have no effect on the module operation.

RX14MASK is used as acceptance mask for the Identifier in Message Buffer 14. When the FEN bit in MCR is set (FIFO enabled), the RXG14MASK also applies to element 6 of the ID filter table. This register has the same structure as the Rx Global Mask Register.

Refer to [Section 27.4.7, Rx FIFO](#), for important details on usage of RX14MASK on filtering process for Rx FIFO.

The contents of this register must be programmed while the module is in Freeze Mode, and must not be modified when the module is transmitting or receiving frames.




Figure 27-9. Rx Buffer 14 Mask register (RX14MASK)

Table 27-15. RX14MASK field description

Field	Description
MI31–MI0	<p>Mask Bits</p> <p>For normal Rx MBs, the mask bits affect the ID filter programmed on the MB. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR).</p> <p>0 The corresponding bit in the filter is “don’t care.”</p> <p>1 The corresponding bit in the filter is checked against the one received.</p>

27.3.4.6 Rx 15 Mask (RX15MASK)

The Rx 15 Mask (RX15MASK) register is provided for legacy support and for low cost MCUs that do not have the individual masking per Message Buffer feature. For MCUs supporting individual masks per MB, setting the BCC bit in MCR causes the RX15MASK Register to have no effect on the module operation.

When the BCC bit is cleared, RX15MASK is used as the acceptance mask for the Identifier in Message Buffer 15. When the FEN bit in MCR is set (FIFO enabled), the RXG15MASK also applies to element 7 of the ID filter table. This register has the same structure as the Rx Global Mask Register.

Refer to [Section 27.4.7, Rx FIFO](#), for important details on usage of RX15MASK on filtering process for Rx FIFO. The contents of this register must be programmed while the module is in Freeze Mode, and must not be modified when the module is transmitting or receiving frames.

Address: Base + 0x0018

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MI31	MI30	MI29	MI28	MI27	MI26	MI25	MI24	MI23	MI22	MI21	MI20	MI19	MI18	MI17	MI16
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MI15	MI14	MI13	MI12	MI11	MI10	MI9	MI8	MI7	MI6	MI5	MI4	MI3	MI2	MI1	MI0
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 27-10. Rx Buffer 15 Mask register (RX15MASK)

Table 27-16. RX15MASK field description

Field	Description
MI31–MI0	<p>Mask Bits</p> <p>For normal Rx MBs, the mask bits affect the ID filter programmed on the MB. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR).</p> <p>0 The corresponding bit in the filter is “don’t care.”</p> <p>1 The corresponding bit in the filter is checked against the one received.</p>

27.3.4.7 Error Counter Register (ECR)

The Error Counter Register (ECR) has two 8-bit fields reflecting the value of two FlexCAN error counters: Transmit Error Counter (Tx_Err_Counter field) and Receive Error Counter (Rx_Err_Counter field). The rules for increasing and decreasing these counters are described in the CAN protocol and are completely implemented in the FlexCAN module. Both counters are read-only except in Freeze Mode, where they can be written by the CPU.

Writing to the ECR while in Freeze Mode is an indirect operation. The data is first written to an auxiliary register and then an internal request/acknowledge procedure across clock domains is executed. All this is transparent to the user, except for the fact that the data takes some time to be actually written to the register. If desired, software can poll the register to discover when the data was actually written.

The FlexCAN module responds to any bus state as described in the protocol, e.g. transmit ‘Error Active’ or ‘Error Passive’ flag, delay its transmission start time (‘Error Passive’) and avoid any influence on the bus when in ‘Bus Off’ state. The following are the basic rules for FlexCAN bus state transitions.

- If the value of Tx_Err_Counter or Rx_Err_Counter increases to be greater than or equal to 128, the ESR[FLT_CONF] field is updated to reflect ‘Error Passive’ state.
- If the FlexCAN state is ‘Error Passive’, and either Tx_Err_Counter or Rx_Err_Counter decrements to a value less than or equal to 127 while the other already satisfies this condition, the ESR[FLT_CONF] field is updated to reflect ‘Error Active’ state.
- If the value of Tx_Err_Counter increases to be greater than 255, the ESR[FLT_CONF] field is updated to reflect ‘Bus Off’ state, and an interrupt may be issued. The value of Tx_Err_Counter is then reset to zero.



- If the FlexCAN module is in ‘Bus Off’ state, then Tx_Err_Counter is cascaded together with another internal counter to count the 128th occurrences of 11 consecutive recessive bits on the bus. Hence, Tx_Err_Counter is reset to zero and counts in a manner where the internal counter counts 11 such bits and then wraps around while incrementing the Tx_Err_Counter. When Tx_Err_Counter reaches the value of 128, the ESR[FLT_CONF] field is updated to be ‘Error Active’ and both error counters are reset to zero. At any instance of dominant bit following a stream of less than 11 consecutive recessive bits, the internal counter resets itself to zero without affecting the Tx_Err_Counter value.
- If during system start-up, only one node is operating, then its Tx_Err_Counter increases in each message it is trying to transmit, as a result of acknowledge errors (indicated by the ESR[ACK_ERR] bit). After the transition to ‘Error Passive’ state, the Tx_Err_Counter does not increment anymore by acknowledge errors. Therefore the device never goes to the ‘Bus Off’ state.
- If the Rx_Err_Counter increases to a value greater than 127, it is not incremented further, even if more errors are detected while being a receiver. At the next successful message reception, the counter is set to a value between 119 and 127 to resume to ‘Error Active’ state.

Address: Base + 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Rx_Err_Counter								Tx_Err_Counter							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 27-11. Error Counter Register (ECR)

27.3.4.8 Error and Status Register (ESR)

The Error and Status Register (ESR) reflects various error conditions, some general status of the device and it is the source of four interrupts to the CPU. The reported error conditions (bits 16-21) are those that occurred since the last time the CPU read this register. The CPU read action clears bits 16-23. Bits 22-28 are status bits.

Most bits in this register are read-only, except TWRN_INT, RWRN_INT, BOFF_INT, ERR_INT, and WAK_INT, which are interrupt flags that can be cleared by writing ‘1’ to them (writing ‘0’ has no effect). See [Section 27.4.9, Interrupts](#), for more details.

Address: Base + 0x0020

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TWRN_INT	RWRN_INT
W															w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BIT1_ERR	BIT0_ERR	ACK_ERR	CRC_ERR	FRM_ERR	STF_ERR	TX_WRN	RX_WRN	IDLE	TXRX	FLT_CONF	0	BOFF_INT	ERR_INT	WAK_INT	
W													w1c	w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 27-12. Error and Status Register (ESR)

Table 27-17. Error and Status Register (ESR) field description

Field	Description
TWRN_INT	<p>Tx Warning Interrupt Flag</p> <p>If the WRN_EN bit in MCR is set, the TWRN_INT bit is set when the TX_WRN flag transition from 0 to 1, meaning that the Tx error counter reached 96. If the corresponding mask bit in the CTRL register (TWRN_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1. Writing 0 has no effect.</p> <p>0 No such occurrence. 1 The Tx error counter transitioned from < 96 to ≥ 96.</p>
RWRN_INT	<p>Rx Warning Interrupt Flag</p> <p>If the WRN_EN bit in MCR is set, the RWRN_INT bit is set when the RX_WRN flag transition from 0 to 1, meaning that the Rx error counters reached 96. If the corresponding mask bit in the CTRL register (RWRN_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1. Writing 0 has no effect.</p> <p>0 No such occurrence. 1 The Rx error counter transitioned from < 96 to ≥ 96.</p>
BIT1_ERR	<p>Bit1 Error</p> <p>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message.</p> <p>0 No such occurrence. 1 At least one bit sent as recessive is received as dominant.</p> <p>Note: This bit is not set by a transmitter in case of arbitration field or ACK slot, or in case of a node sending a passive error flag that detects dominant bits.</p>
BIT0_ERR	<p>Bit0 Error</p> <p>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message.</p> <p>0 No such occurrence. 1 At least one bit sent as dominant is received as recessive.</p>

Table 27-17. Error and Status Register (ESR) field description (continued)

Field	Description
ACK_ERR	Acknowledge Error This bit indicates that an Acknowledge Error has been detected by the transmitter node, that is, a dominant bit has not been detected during the ACK SLOT. 0 No such occurrence. 1 An ACK error occurred since last read of this register
CRC_ERR	Cyclic Redundancy Check Error This bit indicates that a CRC Error has been detected by the receiver node, that is, the calculated CRC is different from the received. 0 No such occurrence. 1 A CRC error occurred since last read of this register.
FRM_ERR	Form Error This bit indicates that a Form Error has been detected by the receiver node, that is, a fixed-form bit field contains at least one illegal bit. 0 No such occurrence. 1 A Form Error occurred since last read of this register.
STF_ERR	Stuffing Error This bit indicates that a Stuffing Error has been detected. 0 No such occurrence. 1 A Stuffing Error occurred since last read of this register.
TX_WRN	TX Error Counter This bit indicates when repetitive errors are occurring during message transmission. 0 No such occurrence. 1 TX_Err_Counter \geq 96.
RX_WRN	Rx Error Counter This bit indicates when repetitive errors are occurring during message reception. 0 No such occurrence. 1 Rx_Err_Counter \geq 96.
IDLE	CAN bus IDLE state This bit indicates when CAN bus is in IDLE state. 0 No such occurrence. 1 CAN bus is now IDLE.
TXRX	Current FlexCAN status (transmitting/receiving) This bit indicates if the FlexCAN module is transmitting or receiving a message when the CAN bus is not in IDLE state. This bit has no meaning when IDLE is set. 0 FlexCAN is receiving a message (IDLE = 0). 1 FlexCAN is transmitting a message (IDLE = 0).

Table 27-17. Error and Status Register (ESR) field description (continued)

Field	Description										
FLT_CONF	<p>Fault Confinement State</p> <p>This 2-bit field indicates the Confinement State of the FlexCAN module, as shown in the following table. If the CTRL[LOM] bit is set, the FLT_CONF field indicates “Error Passive”. Since the CTRL register is not affected by soft reset, the FLT_CONF field is not affected by soft reset if the LOM bit is set.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>FLT_CONF Field</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0b00</td> <td>Error Active</td> </tr> <tr> <td>0b01</td> <td>Error Passive</td> </tr> <tr> <td>0b10</td> <td>Bus Off</td> </tr> <tr> <td>0b11</td> <td>Bus Off</td> </tr> </tbody> </table>	FLT_CONF Field	Meaning	0b00	Error Active	0b01	Error Passive	0b10	Bus Off	0b11	Bus Off
FLT_CONF Field	Meaning										
0b00	Error Active										
0b01	Error Passive										
0b10	Bus Off										
0b11	Bus Off										
BOFF_INT	<p>Bus Off Interrupt</p> <p>This bit is set when the FlexCAN module enters ‘Bus Off’ state. If the corresponding mask bit in the CTRL register (BOFF_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1. Writing 0 has no effect.</p> <p>0 No such occurrence. 1 FlexCAN module entered ‘Bus Off’ state.</p>										
ERR_INT	<p>Error Interrupt</p> <p>This bit indicates that at least one of the Error Bits (bits 16–21) is set. If the corresponding mask bit in the CTRL register (ERR_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1. Writing 0 has no effect.</p> <p>0 No such occurrence. 1 Indicates setting of any Error bit in the ESR register.</p>										
WAK_INT	<p>Wake-Up Interrupt</p> <p>When the FlexCAN module is in Stop Mode and a recessive to dominant transition is detected on the CAN bus and if the WAK_MSK bit in the MCR Register is set, an interrupt is generated to the CPU. This bit is cleared by writing it to 1. Writing 0 has no effect.</p> <p>0 No such occurrence. 1 Indicates a recessive to dominant transition received on the CAN bus when the FlexCAN module is in Stop Mode.</p>										

27.3.4.9 Interrupt Masks 1 Register (IMASK1)

The Interrupt Masks 1 (IMASK1) register allows to enable or disable any number of a range of 32 Message Buffer Interrupts. It contains one interrupt mask bit per buffer, enabling the CPU to determine which buffer generates an interrupt after a successful transmission or reception (i.e., when the corresponding IFLAG1 bit is set).

Address: Base + 0x0028

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF
W	31M	30M	29M	28M	27M	26M	25M	24M	23M	22M	21M	20M	19M	18M	17M	16M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF	BUF
W	15M	14M	13M	12M	11M	10M	9M	8M	7M	6M	5M	4M	3M	2M	1M	0M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 27-13. Interrupt Masks 1 Register (IMASK1)

Table 27-18. IMASK1 field descriptions

Field	Description
BUF31M – BUF0M	<p>BUF31M–BUF0M — Buffer MB_i Mask</p> <p>Each bit enables or disables the respective FlexCAN Message Buffer (MB0 to MB31) Interrupt.</p> <p>0 The corresponding buffer Interrupt is disabled.</p> <p>1 The corresponding buffer Interrupt is enabled.</p> <p>Note: Setting or clearing a bit in the IMASK1 Register can assert or negate an interrupt request, if the corresponding IFLAG1 bit is set.</p>

27.3.4.10 Interrupt Flags 1 Register (IFLAG1)

The Interrupt Flags 1 (IFLAG1) register defines the flags for 32 Message Buffer interrupts and FIFO interrupts. It contains one interrupt flag bit per buffer. Each successful transmission or reception sets the corresponding IFLAG1 bit. If the corresponding IMASK1 bit is set, an interrupt is generated. The Interrupt flag must be cleared by writing it to ‘1’. Writing ‘0’ has no effect.

When the MCR[AEN] bit is set (Abort enabled) while the IFLAG1 bit is set for a MB configured as Tx, the writing access done by the CPU into the corresponding MB is blocked.

When the MCR[FEN] bit is set (FIFO enabled), the function of the 8 least significant interrupt flags (BUF7I–BUF0I) is changed to support the FIFO operation. BUF7I, BUF6I, and BUF5I indicate operating conditions of the FIFO, while BUF4I to BUF0I are not used.

Address: Base + 0x0030

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BUF 31I	BUF 30I	BUF 29I	BUF 28I	BUF 27I	BUF 26I	BUF 25I	BUF 24I	BUF 23I	BUF 22I	BUF 21I	BUF 20I	BUF 19I	BUF 18I	BUF 17I	BUF 16I
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BUF 15I	BUF 14I	BUF 13I	BUF 12I	BUF 11I	BUF 10I	BUF 9I	BUF 8I	BUF 7I	BUF 6I	BUF 5I	BUF 4I	BUF 3I	BUF 2I	BUF 1I	BUF 0I
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 27-14. Interrupt Flags 1 Register (IFLAG1)

Table 27-19. IFLAG1 field descriptions

Field	Description
BUF31I – BUF8I	Buffer MB _i Interrupt Each bit flags the respective FlexCAN Message Buffer (MB8 to MB31) interrupt. 0 No such occurrence. 1 The corresponding MB has successfully completed transmission or reception.
BUF7I	Buffer MB7 Interrupt or “FIFO Overflow” If the FIFO is not enabled, this bit flags the interrupt for MB7. If the FIFO is enabled, this flag indicates an overflow condition in the FIFO (frame lost because FIFO is full). 0 No such occurrence. 1 MB7 completed transmission/reception or FIFO overflow.
BUF6I	Buffer MB6 Interrupt or “FIFO Warning” If the FIFO is not enabled, this bit flags the interrupt for MB6. If the FIFO is enabled, this flag indicates that 4 out of 6 buffers of the FIFO are already occupied (FIFO almost full). 0 No such occurrence. 1 MB6 completed transmission/reception or FIFO almost full.
BUF5I	Buffer MB5 Interrupt or “Frames available in FIFO” If the FIFO is not enabled, this bit flags the interrupt for MB5. If the FIFO is enabled, this flag indicates that at least one frame is available to be read from the FIFO. 0 No such occurrence. 1 MB5 completed transmission/reception or frames available in the FIFO.
BUF4I – BUF0I	Buffer MB _i Interrupt or “reserved” If the FIFO is not enabled, these bits flag the interrupts for MB0 to MB4. If the FIFO is enabled, these flags are not used and must be considered as reserved locations. 0 No such occurrence. 1 Corresponding MB completed transmission/reception.

27.3.4.11 Rx Individual Mask Registers (RXIMR0–RXIMR31)

The Rx Individual Mask Registers (RXIMR0–RXIMR31) are used as acceptance masks for ID filtering in Rx MBs and the FIFO. If the FIFO is not enabled, one mask register is provided for each available Message Buffer, providing ID masking capability on a per Message Buffer basis. When the FIFO is enabled (the

MCR[FEN] bit is set), the first 8 Mask Registers apply to the 8 elements of the FIFO filter table on a one-to-one correspondence, while the rest of the registers apply to the regular MBs, starting from MB8.

The Individual Rx Mask Registers are implemented in RAM, so they are not affected by reset and must be explicitly initialized prior to any reception. Furthermore, they can only be accessed by the CPU while the module is in Freeze Mode. Out of Freeze Mode, write accesses are blocked and read accesses return all zeros. Furthermore, if the MCR[BCC] bit is cleared, any read or write operation to these registers results in access error.




Figure 27-15. Rx Individual Mask Registers (RXIMR0–RXIMR63)

Table 27-20. RXIMR0–RXIMR63 field descriptions

Field	Description
MI31–MI0	Mask Bits For normal Rx MBs, the mask bits affect the ID filter programmed on the MB. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR). 0 The corresponding bit in the filter is “don’t care.” 1 The corresponding bit in the filter is checked against the one received.

Table 27-21. RXIMR0–RXIMR31 addresses

Address	Register	Address	Register
Base + 0x0880	RXIMR0	Base + 0x08C0	RXIMR16
Base + 0x0884	RXIMR1	Base + 0x08C4	RXIMR17
Base + 0x0888	RXIMR2	Base + 0x08C8	RXIMR18
Base + 0x088C	RXIMR3	Base + 0x08CC	RXIMR19
Base + 0x0890	RXIMR4	Base + 0x08D0	RXIMR20
Base + 0x0894	RXIMR5	Base + 0x08D4	RXIMR21
Base + 0x0898	RXIMR6	Base + 0x08D8	RXIMR22
Base + 0x089C	RXIMR7	Base + 0x08DC	RXIMR23
Base + 0x08A0	RXIMR8	Base + 0x08E0	RXIMR24
Base + 0x08A4	RXIMR9	Base + 0x08E4	RXIMR25
Base + 0x08A8	RXIMR10	Base + 0x08E8	RXIMR26

Table 27-21. RXIMR0–RXIMR31 addresses (continued)

Address	Register	Address	Register
Base + 0x08AC	RXIMR11	Base + 0x08EC	RXIMR27
Base + 0x08B0	RXIMR12	Base + 0x08F0	RXIMR28
Base + 0x08B4	RXIMR13	Base + 0x08F4	RXIMR29
Base + 0x08B8	RXIMR14	Base + 0x08F8	RXIMR30
Base + 0x08BC	RXIMR15	Base + 0x08FC	RXIMR31

27.4 Functional description

27.4.1 Overview

The FlexCAN module is a CAN protocol engine with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system is composed by a set of 32 Message Buffers (MB) that store configuration and control data, time stamp, message ID, and data (see [Section 27.3.2, Message buffer structure](#)). The memory corresponding to the first 8 MBs can be configured to support a FIFO reception scheme with a powerful ID filtering mechanism, capable of checking incoming frames against a table of IDs (up to 8 extended IDs or 16 standard IDs or 32 8-bit ID slices), each one with its own individual mask register. Simultaneous reception through FIFO and mailbox is supported. For mailbox reception, a matching algorithm makes it possible to store received frames only into MBs that have the same ID programmed on its ID field. A masking scheme makes it possible to match the ID programmed on the MB with a range of IDs on received CAN frames. For transmission, an arbitration algorithm decides the prioritization of MBs to be transmitted based on the message ID (optionally augmented by 3 local priority bits) or the MB ordering.

Before proceeding with the functional description, an important concept must be explained. A Message Buffer is said to be “active” at a given time if it can participate in the matching and arbitration algorithms that are happening at that time. An Rx MB with a ‘0000’ code is inactive (refer to [Table 27-7](#)). Similarly, a Tx MB with a ‘1000’ or ‘1001’ code is also inactive (refer to [Table 27-8](#)). An MB not programmed with ‘0000’, ‘1000’ or ‘1001’ are temporarily deactivated (do not participate in the current arbitration or matching run) when the CPU writes to the C/S field of that MB (see [Section 27.4.6.2, Message buffer deactivation](#)).

27.4.2 Transmit process

In order to transmit a CAN frame, the CPU must prepare a Message Buffer for transmission by executing the following procedure:

1. If the MB is active (transmission pending), write an ABORT code (‘1001’) to the Code field of the Control and Status word to request an abortion of the transmission, then read back the Code field and the IFLAG register to check if the transmission was aborted (see [Section 27.4.6.1, Transmission abort mechanism](#)). If backwards compatibility is desired (MCR[AEN] is cleared), write ‘1000’ to the Code field to inactivate the MB but then the pending frame may be transmitted without notification (see [Section 27.4.6.2, Message buffer deactivation](#)).

2. Write the ID word.
3. Write the data bytes.
4. Write the Length, Control, and Code fields of the Control and Status word to activate the MB.

Once the MB is activated in the fourth step, it participates in the arbitration process and eventually is transmitted according to its priority. At the end of the successful transmission, the value of the TIMER register is written into the Time Stamp field, the Code field in the Control and Status word is updated, a status flag is set in the Interrupt Flag Register and an interrupt is generated if allowed by the corresponding Interrupt Mask Register bit. The new Code field after transmission depends on the code that was used to activate the MB in step 4 (see [Table 27-7](#) and [Table 27-8](#) in [Section 27.3.2, Message buffer structure](#)). When the Abort feature is enabled (the MCR[AEN] bit is set), after the Interrupt Flag is set for a MB configured as transmit buffer, the MB is blocked. Therefore, the CPU is not able to update it until the interrupt flag is cleared by the CPU. The CPU must clear the corresponding IFLAG before starting to prepare this MB for a new transmission or reception.

27.4.3 Arbitration process

The arbitration process is an algorithm executed by the MBM that scans the whole MB memory looking for the highest priority message to be transmitted. All MBs programmed as transmit buffers are scanned to find the lowest ID¹ or the lowest MB number or the highest priority, depending on the LBUF and LPRIO_EN bits in the CTRL register. The arbitration process is triggered in the following events:

- During the CRC field of the CAN frame
- During the error delimiter field of the CAN frame
- During Intermission, if the winner MB defined in a previous arbitration was deactivated, or if there was no MB to transmit, but the CPU wrote to the C/S word of any MB after the previous arbitration finished
- When MBM is in Idle or Bus Off state and the CPU writes to the C/S word of any MB
- Upon leaving Freeze Mode

When the LBUF bit is set, the LPRIO_EN bit has no effect and the lowest number buffer is transmitted first. When LBUF and LPRIO_EN are both cleared, the MB with the lowest ID is transmitted first. If LBUF is cleared and LPRIO_EN is set, the PRIO bits augment the ID used during the arbitration process. With this extended ID concept, arbitration is done based on the full 32-bit ID and the PRIO bits define which MB should be transmitted first. Therefore, MBs with PRIO = 000 have higher priority. If two or more MBs have the same priority, the regular ID determines the priority of transmission. If two or more MBs have the same priority (3 extra bits) and the same regular ID, the lowest MB is transmitted first.

Once the highest priority MB is selected, it is transferred to a temporary storage space called Serial Message Buffer (SMB), which has the same structure as a normal MB but is not user-accessible. This operation is called “move-out” and after it is done, write access to the corresponding MB is blocked (if the MCR[AEN] bit is set). The write access is released in the following events:

- After the MB is transmitted

1. Actually, if LBUF is cleared, the arbitration considers not only the ID, but also the RTR and IDE bits placed inside the ID at the same positions they are transmitted in the CAN frame.



- The FlexCAN module enters in HALT or BUS OFF
- The FlexCAN module loses the bus arbitration or there is an error during the transmission

At the first opportunity window on the CAN bus, the message on the SMB is transmitted according to the CAN protocol rules. the FlexCAN module transmits up to 8 data bytes, even if the DLC (Data Length Code) value is bigger.

27.4.4 Receive process

To be able to receive CAN frames into the mailbox MBs, the CPU must prepare one or more Message Buffers for reception by executing the following steps:

1. If the MB has a pending transmission, write an ABORT code ('1001') to the Code field of the Control and Status word to request an abortion of the transmission, then read back the Code field and the IFLAG register to check if the transmission was aborted (see [Section 27.4.6.1, Transmission abort mechanism](#)). If backwards compatibility is desired (MCR[AEN] is cleared), write '1000' to the Code field to inactivate the MB, but then the pending frame may be transmitted without notification (see [Section 27.4.6.2, Message buffer deactivation](#)). If the MB is already programmed as a receiver, write '0000' to the Code field of the Control and Status word to keep the MB inactive.
2. Write the ID word.
3. Write '0100' to the Code field of the Control and Status word to activate the MB.

Once the MB is activated in the third step, it can receive frames that match the programmed ID. At the end of a successful reception, the MB is updated by the MBM as follows:

1. The value of the TIMER register is written into the Time Stamp field.
2. The received ID, Data (8 bytes at most) and Length fields are stored.
3. The Code field in the Control and Status word is updated (see [Table 27-7](#) and [Table 27-8](#) in [Section 27.3.2, Message buffer structure](#)).
4. A status flag is set in the Interrupt Flag Register and an interrupt is generated if allowed by the corresponding Interrupt Mask Register bit.

Upon receiving the MB interrupt, the CPU should service the received frame using the following procedure:

1. Read the Control and Status word (mandatory – activates an internal lock for this buffer).
2. Read the ID field (optional – needed only if a mask was used).
3. Read the Data field.
4. Read the TIMER register (optional – releases the internal lock).

Upon reading the Control and Status word, if the BUSY bit is set in the Code field, then the CPU should defer the access to the MB until this bit is cleared. Reading the TIMER register is not mandatory. If not executed the MB remains locked, unless the CPU reads the C/S word of another MB. Note that only a single MB is locked at a time. The only mandatory CPU read operation is the one on the Control and Status word to assure data coherency (see [Section 27.4.6, Data coherence](#)).

The CPU should synchronize to frame reception by the status flag bit for the specific MB in one of the IFLAG Registers and not by the Code field of that MB. Polling the Code field does not work because once a frame is received and the CPU services the MB (by reading the C/S word followed by unlocking the MB), the Code field does not return to EMPTY. It remains FULL, as explained in [Table 27-7](#). If the CPU tries to work around this behavior by writing to the C/S word to force an EMPTY code after reading the MB, the MB is actually deactivated from any currently ongoing matching process. As a result, a newly received frame matching the ID of that MB may be lost. In summary: *never do polling by reading directly the C/S word of the MBs. Instead, read the IFLAG registers.*

Note that the received ID field is always stored in the matching MB, thus the contents of the ID field in an MB may change if the match was due to masking. Note also that the FlexCAN module does receive frames transmitted by itself if there exists an Rx matching MB, provided the SRX_DIS bit in the MCR is not set. If SRX_DIS is set, the FlexCAN module cannot store frames transmitted by itself in any MB, even if it contains a matching MB, and no interrupt flag or interrupt signal is generated due to the frame reception.

To be able to receive CAN frames through the FIFO, the CPU must enable and configure the FIFO during Freeze Mode (see [Section 27.4.7, Rx FIFO](#)). Upon receiving the frames available interrupt from FIFO, the CPU should service the received frame using the following procedure:

- Read the Control and Status word (optional – needed only if a mask was used for IDE and RTR bits)
- Read the ID field (optional – needed only if a mask was used)
- Read the Data field
- Clear the frames available interrupt (mandatory – release the buffer and allow the CPU to read the next FIFO entry)

27.4.5 Matching process

The matching process is an algorithm executed by the MBM that scans the MB memory looking for Rx MBs programmed with the same ID as the one received from the CAN bus. If the FIFO is enabled, the 8-entry ID table from FIFO is scanned first and then, if a match is not found within the FIFO table, the other MBs are scanned. In the event that the FIFO is full, the matching algorithm always looks for a matching MB outside the FIFO region.

When the frame is received, it is temporarily stored in a hidden auxiliary MB called Serial Message Buffer (SMB). The matching process takes place during the CRC field of the received frame. If a matching ID is found in the FIFO table or in one of the regular MBs, the contents of the SMB are transferred to the FIFO or to the matched MB during the 6th bit of the End-Of-Frame field of the CAN protocol. This operation is called “move-in.” If any protocol error (CRC, ACK, etc.) is detected, than the move-in operation does not happen.

For the regular mailbox MBs, an MB is said to be “free to receive” a new frame if the following conditions are satisfied:

- The MB is not locked (see [Section 27.4.6.3, Message buffer lock mechanism](#))
- The Code field is either EMPTY or else it is FULL or OVERRUN but the CPU has already serviced the MB (read the C/S word and then unlocked the MB)

If the first MB with a matching ID is not “free to receive” the new frame, then the matching algorithm keeps looking for another free MB until it finds one. If it cannot find one that is free, then it overwrites the last matching MB (unless it is locked) and set the Code field to **OVERRUN** (refer to [Table 27-7](#) and [Table 27-8](#)). If the last matching MB is locked, then the new message remains in the SMB, waiting for the MB to be unlocked (see [Section 27.4.6.3, Message buffer lock mechanism](#)).

Suppose, for example, that the FIFO is disabled and there are two MBs with the same ID, and the FlexCAN module starts receiving messages with that ID. Let us say that these MBs are the second and the fifth in the array. When the first message arrives, the matching algorithm finds the first match in MB number 2. The code of this MB is **EMPTY**, so the message is stored there. When the second message arrives, the matching algorithm finds MB number 2 again, but it is not “free to receive,” so it keeps looking and finds MB number 5, and stores the message there. If yet another message with the same ID arrives, the matching algorithm finds out that there are no matching MBs that are “free to receive,” so it decides to overwrite the last matched MB, which is number 5. In doing so, it sets the Code field of the MB to indicate **OVERRUN**.

The ability to match the same ID in more than one MB can be exploited to implement a reception queue (in addition to the full featured FIFO) to allow more time for the CPU to service the MBs. By programming more than one MB with the same ID, received messages are queued into the MBs. The CPU can examine the Time Stamp field of the MBs to determine the order in which the messages arrived.

The matching algorithm described above can be changed to be the same one used in previous versions of the FlexCAN module. When the MCR[BCC] bit is cleared, the matching algorithm stops at the first MB with a matching ID that it finds, whether this MB is free or not. As a result, the message queuing feature does not work if the BCC bit is cleared.

Matching to a range of IDs is possible by using ID Acceptance Masks. the FlexCAN module supports individual masking per MB. Please refer to [Section 27.3.4.11, Rx Individual Mask Registers \(RXIMR0–RXIMR31\)](#). During the matching algorithm, if a mask bit is set, then the corresponding ID bit is compared. If the mask bit is cleared, the corresponding ID bit is a “don’t care” bit. Note that the Individual Mask Registers are implemented in RAM, so they are not initialized out of reset. Also, they can only be programmed if the BCC bit is set and while the module is in Freeze Mode.

The FlexCAN module also supports an alternate masking scheme with only three mask registers (RGXMASK, RX14MASK, and RX15MASK) for backwards compatibility. This alternate masking scheme is enabled when the MCR[BCC] bit is cleared.

27.4.6 Data coherence

In order to maintain data coherency and proper FlexCAN operation, the CPU must obey the rules described in [Section 27.4.2, Transmit process](#), and [Section 27.4.4, Receive process](#). Any form of CPU accessing an MB structure within the FlexCAN module other than those specified may cause the FlexCAN module to behave in an unpredictable way.

27.4.6.1 Transmission abort mechanism

The abort mechanism provides a safe way to request the abortion of a pending transmission. A feedback mechanism is provided to inform the CPU if the transmission was aborted or if the frame could not be

aborted and was transmitted instead. In order to maintain backwards compatibility, the abort mechanism must be explicitly enabled by setting the MCR[AEN] bit.

In order to abort a transmission, the CPU must write a specific abort code (1001) to the Code field of the Control and Status word. When the abort mechanism is enabled, the active MBs configured as transmission must be aborted first and then they may be updated. If the abort code is written to an MB that is currently being transmitted, or to an MB that was already loaded into the SMB for transmission, the write operation is blocked and the MB is not deactivated, but the abort request is captured and kept pending until one of the following conditions are satisfied:

- The module loses the bus arbitration
- There is an error during the transmission
- The module is put into Freeze Mode

If none of conditions above are reached, the MB is transmitted correctly, the interrupt flag is set in the IFLAG register and an interrupt to the CPU is generated (if enabled). The abort request is automatically cleared when the interrupt flag is set. In the other hand, if one of the above conditions is reached, the frame is not transmitted, therefore the abort code is written into the Code field, the interrupt flag is set in the IFLAG and an interrupt is (optionally) generated to the CPU.

If the CPU writes the abort code before the transmission begins internally, then the write operation is not blocked, therefore the MB is updated and no interrupt flag is set. In this way the CPU just needs to read the abort code to make sure the active MB was deactivated. Although the AEN bit is set and the CPU wrote the abort code, in this case the MB is deactivated and not aborted, because the transmission did not start yet. One MB is only aborted when the abort request is captured and kept pending until one of the previous conditions are satisfied.

The abort procedure can be summarized as follows:

- CPU writes 1001 into the code field of the C/S word
- CPU reads the CODE field and compares it to the value that was written
- If the CODE field that was read is different from the value that was written, the CPU must read the corresponding IFLAG to check if the frame was transmitted or it is being currently transmitted. If the corresponding IFLAG is set, the frame was transmitted. If the corresponding IFLAG is reset, the CPU must wait for it to be set, and then the CPU must read the CODE field to check if the MB was aborted (CODE=1001) or it was transmitted (CODE=1000).

27.4.6.2 Message buffer deactivation

Deactivation is mechanism provided to maintain data coherence when the CPU writes to the Control and Status word of active MBs out of Freeze Mode. Any CPU write access to the Control and Status word of an MB causes that MB to be excluded from the transmit or receive processes during the current matching or arbitration round. The deactivation is temporary, affecting only for the current match/arbitration round.

The purpose of deactivation is data coherency. The match/arbitration process scans the MBs to decide which MB to transmit or receive. If the CPU updates the MB in the middle of a match or arbitration process, the data of that MB may no longer be coherent, therefore deactivation of that MB is done.

Even with the coherence mechanism described above, writing to the Control and Status word of active MBs when not in Freeze Mode may produce undesirable results. Examples are:

- Matching and arbitration are one-pass processes. If MBs are deactivated after they are scanned, no re-evaluation is done to determine a new match/winner. If an Rx MB with a matching ID is deactivated during the matching process after it was scanned, then this MB is marked as invalid to receive the frame, and the FlexCAN module keeps looking for another matching MB within the ones it has not scanned yet. If it cannot find one, then the message is lost. Suppose, for example, that two MBs have a matching ID to a received frame, and the user deactivated the first matching MB after the FlexCAN module has scanned the second. The received frame is lost even if the second matching MB was “free to receive.”
- If a Tx MB containing the lowest ID is deactivated after the FlexCAN module has scanned it, then the FlexCAN module looks for another match within the MBs that it has not scanned yet. Therefore, it may transmit an MB with an ID that may not be the lowest at the time because a lower ID might be present in one of the MBs that it had already scanned before the deactivation.
- There is a point in time until which the deactivation of a Tx MB causes it not to be transmitted (end of move-out). After this point, it is transmitted but no interrupt is issued and the Code field is not updated. In order to avoid this situation, the abort procedures described in [Section 27.4.6.1, Transmission abort mechanism](#), should be used.

27.4.6.3 Message buffer lock mechanism

Besides MB deactivation, the FlexCAN module has another data coherence mechanism for the receive process. When the CPU reads the Control and Status word of an “active not empty” Rx MB, the FlexCAN module assumes that the CPU wants to read the whole MB in an atomic operation, and thus it sets an internal lock flag for that MB. The lock is released when the CPU reads the TIMER register (global unlock operation), or when it reads the Control and Status word of another MB. The MB locking is done to prevent a new frame to be written into the MB while the CPU is reading it.

NOTE

The locking mechanism only applies to Rx MBs, which have a code different than INACTIVE (‘0000’) or EMPTY¹ (‘0100’). Also, Tx MBs cannot be locked.

Suppose, for example, that the FIFO is disabled and the second and the fifth MBs of the array are programmed with the same ID, and the FlexCAN module has already received and stored messages into these two MBs. Suppose now that the CPU decides to read MB number 5 and at the same time another message with the same ID is arriving. When the CPU reads the Control and Status word of MB number 5, this MB is locked. The new message arrives and the matching algorithm finds out that there are no “free to receive” MBs, so it decides to override MB number 5. However, this MB is locked, so the new message cannot be written there. It remains in the SMB waiting for the MB to be unlocked, and only then will be written to the MB. If the MB is not unlocked in time and yet another new message with the same ID arrives, then the new message overwrites the one on the SMB with no indication of lost messages either in the Code field of the MB or in the ESR register.

1. In previous FlexCAN versions, reading the C/S word locked the MB even if it was EMPTY. This behavior is honored when the BCC bit is cleared.

While the message is being moved in from the SMB to the MB, the BUSY bit on the Code field is set. If the CPU reads the Control and Status word and finds out that the BUSY bit is set, it should defer accessing the MB until the BUSY bit is cleared.

NOTE

If the BUSY bit is set or if the MB is empty, then reading the Control and Status word does not lock the MB.

Deactivation takes precedence over locking. If the CPU deactivates a locked Rx MB, then its lock status is cleared and the MB is marked as invalid for the current matching round. Any pending message on the SMB is not transferred to the MB.

27.4.7 Rx FIFO

The receive-only FIFO is enabled by setting the MCR[FEN] bit. The reset value of this bit is zero to maintain software backwards compatibility with previous versions of the module that did not have the FIFO feature. When the FIFO is enabled, the memory region normally occupied by the first 8 MBs (0x80–0xFF) is now reserved for use of the FIFO engine (see [Section 27.3.3, Rx FIFO structure](#)). Management of read and write pointers is done internally by the FIFO engine. The CPU can read the received frames sequentially, in the order they were received, by repeatedly accessing a Message Buffer structure at the beginning of the memory.

The FIFO can store up to 6 frames pending service by the CPU. An interrupt is sent to the CPU when new frames are available in the FIFO. Upon receiving the interrupt, the CPU must read the frame (accessing an MB in the 0x80 address) and then clear the interrupt. The act of clearing the interrupt triggers the FIFO engine to replace the MB in 0x80 with the next frame in the queue, and then issue another interrupt to the CPU. If the FIFO is full and more frames continue to be received, an OVERFLOW interrupt is issued to the CPU and subsequent frames are not accepted until the CPU creates space in the FIFO by reading one or more frames. A warning interrupt is also generated when 5 frames are accumulated in the FIFO.

A powerful filtering scheme is provided to accept only frames intended for the target application, thus reducing the interrupt servicing work load. The filtering criteria is specified by programming a table of 8 32-bit registers that can be configured to one of the following formats (see also [Section 27.3.3, Rx FIFO structure](#)):

- Format A: 8 extended or standard IDs (including IDE and RTR)
- Format B: 16 standard IDs or 16 extended 14-bit ID slices (including IDE and RTR)
- Format C: 32 standard or extended 8-bit ID slices

NOTE

A chosen format is applied to all eight registers of the filter table. It is not possible to mix formats within the table.

The eight elements of the filter table are individually affected by the first eight Individual Mask Registers (RXIMR0–RXIMR7), allowing very powerful filtering criteria to be defined. The rest of the RXIMR, starting from RXIMR8, continues to affect the regular MBs, starting from MB8. If the BCC bit is cleared (or if the RXIMR are not available for the particular MCU), then the FIFO filter table is affected by the

legacy mask registers as follows: element 6 is affected by RX14MASK, element 7 is affected by RX15MASK and the other elements (0 to 5) are affected by RXGMASK.

27.4.7.1 Precautions when using Global Mask and Individual Mask registers

The user must account for aligning the position of the ID field in the Rx MBs and in the RXIDA, RXIDB, and RXIDC fields of the ID Tables. (Please see [Section 27.3.3, Rx FIFO structure](#), and [Figure 27-4.](#)) Mask filtering alignment is affected based on the setting of the FEN and BCC bits of MCR. [Table 27-22](#) shows recommended actions depending on FEN and BCC settings.

Table 27-22. Recommended FEN and BCC settings

Case	MCR[FEN] RxFIFO	MCR[BCC] Rx Individual Mask	Notes
Case 1	FEN = 0	BCC = 0	RXGMASK, RX14MASK, and RX15MASK can safely be used. This allows backwards compatibility to older devices (e.g., devices without the individual masks feature). In this case, individual masks are not used.
Case 2	FEN = 1	BCC = 0	1st alternative: Do not use RXGMASK, RX14MASK, and RX15MASK. In this case, leave the masks in their reset state.
Case 3	FEN = 1	BCC = 0	2nd alternative: Do not configure any MB as Rx (i.e., let all MBs as either Tx or inactive). In this case, RXGMASK, RX14MASK, and RX15MASK can be used to affect ID Tables without affecting the filtering process for Rx MBs.
Case 4	don't care	BCC = 1	If MCR[BCC] = 1, then the RXIMRs are enabled. Thus, RXGMASK, RX14MASK, and RX15MASK are not used. Particularly, when MCR[FEN] = 0, RxFIFO is disabled; RXGMASK, RX14MASK, and RX15MASK do not affect filtering. Individual masks are used.

27.4.8 CAN protocol related features

27.4.8.1 Remote frames

A remote frame is a special kind of frame. The user can program a MB to be a Request Remote frame by writing the MB as Transmit with the RTR bit set to '1'. After the Remote Request frame is transmitted successfully, the MB becomes a Receive Message Buffer, with the same ID as before.

When a Remote Request frame is received by the FlexCAN module, its ID is compared to the IDs of the transmit message buffers with the Code field '1010'. If there is a matching ID, then this MB frame is transmitted. Note that if the matching MB has the RTR bit set, then the FlexCAN module transmits a Remote Frame as a response.

A received Remote Request frame is not stored in a receive buffer. It is only used to trigger a transmission of a frame in response. The mask registers are not used in remote frame matching, and all ID bits (except RTR) of the incoming received frame should match.

In the case that a Remote Request frame was received and matched an MB, this message buffer immediately enters the internal arbitration process, but is considered as normal Tx MB, with no higher priority. The data length of this frame is independent of the DLC field in the remote frame that initiated its transmission.

If the Rx FIFO is enabled (bit FEN set in MCR), the FlexCAN module does not generate an automatic response for Remote Request frames that match the FIFO filtering criteria. If the remote frame matches one of the target IDs, it is stored in the FIFO and presented to the CPU. Note that for filtering formats A and B, it is possible to select whether remote frames are accepted or not. For format C, remote frames are always accepted (if they match the ID).

27.4.8.2 Overload frames

The FlexCAN module transmits overload frames due to detection of following conditions on CAN bus:

- Detection of a dominant bit in the first/second bit of Intermission
- Detection of a dominant bit at the 7th bit (last) of End of Frame field (Rx frames)
- Detection of a dominant bit at the 8th bit (last) of Error Frame Delimiter or Overload Frame Delimiter

27.4.8.3 Time stamp

The value of the TIMER register is sampled at the beginning of the Identifier field on the CAN bus, and is stored at the end of “move-in” in the TIME STAMP field, providing network behavior with respect to time.

Note that the TIMER register can be reset upon a specific frame reception, enabling network time synchronization. Refer to TSYN description in [Section 27.3.4.2, Control Register \(CTRL\)](#).

27.4.8.4 Protocol timing

Figure 27-16 shows the structure of the clock generation circuitry that feeds the CAN Protocol Interface (CPI) sub-module. The clock source bit (CLK_SRC) in the CTRL Register defines whether the internal clock is connected to the XOSC clock or the FlexCAN clock. In order to guarantee reliable operation, the clock source should be selected while the module is in Disable Mode (the MCR[MDIS] bit is set).




Figure 27-16. CAN engine clocking scheme

The XOSC clock should be selected whenever a tight tolerance is required in the CAN bus timing. The XOSC clock has better jitter performance than PLL generated clocks.

NOTE

In order to guarantee reliable operation, the selected CAN Protocol Interface (CPI) clock should not be faster than the peripheral clock. Please see the jitter specification in the *PXS30 Microcontroller Datasheet (PXS30)*.

The FlexCAN module supports a variety of means to setup bit timing parameters that are required by the CAN protocol. The CTRL register has various fields used to control bit timing parameters: PRES DIV, PROPSEG, PSEG1, PSEG2, and RJW. See [Section 27.3.4.2, Control Register \(CTRL\)](#).

The PRES DIV field controls a prescaler that generates the Serial Clock (Sclock), whose period defines the ‘time quantum’ used to compose the CAN waveform. A time quantum is the atomic unit of time handled by the CAN engine.

Eqn. 27-1

$$f_{Tq} = \frac{f_{CANCLK}}{(\text{Prescaler value})}$$

A bit time is subdivided into three segments¹ (reference [Figure 27-17](#) and [Table 27-23](#)):

- SYNC_SEG: This segment has a fixed length of one time quantum. Signal edges are expected to happen within this section
- Time Segment 1: This segment includes the Propagation Segment and the Phase Segment 1 of the CAN standard. It can be programmed by setting the PROPSEG and the PSEG1 fields of the CTRL Register so that their sum (plus 2) is in the range of 4 to 16 time quanta
- Time Segment 2: This segment represents the Phase Segment 2 of the CAN standard. It can be programmed by setting the PSEG2 field of the CTRL Register (plus 1) to be 2 to 8 time quanta long

Eqn. 27-2

$$\text{Bit Rate} = \frac{f_{Tq}}{(\text{number of Time Quanta})}$$

1. For further explanation of the underlying concepts please refer to ISO/DIS 11519–1, Section 10.3. Reference also the Bosch CAN 2.0A/B protocol specification dated September 1991 for bit timing.




Figure 27-17. Segments within the Bit Time

Table 27-23. Time segment syntax

Syntax	Description
SYNC_SEG	System expects transitions to occur on the bus during this period.
Transmit Point	A node in transmit mode transfers a new value to the CAN bus at this point.
Sample Point	A node samples the bus at this point. If the three samples per bit option is selected, then this point marks the position of the third sample. The sample point is based on the sum of PROP_SEG and PSEG1 + 2.

Table 27-24 gives an overview of the Bosch CAN 2.0B standard compliant segment settings and the related parameter values.

Table 27-24. Bosch CAN 2.0B standard compliant bit time segment settings

Time Segment 1	Time Segment 2	Re-synchronization Jump Width
5 .. 10	2	1 .. 2
4 .. 11	3	1 .. 3
5 .. 12	4	1 .. 4
6 .. 13	5	1 .. 4
7 .. 14	6	1 .. 4
8 .. 15	7	1 .. 4
9 .. 16	8	1 .. 4

NOTE

It is the user's responsibility to ensure the bit time settings are in compliance with the CAN standard. For bit time calculations, use an IPT (Information Processing Time) of 2, which is the value implemented in the FlexCAN module.

27.4.8.5 Arbitration and matching timing

During normal transmission or reception of frames, the arbitration, matching, move-in and move-out processes are executed during certain time windows inside the CAN frame, as shown in Figure 27-18.




Figure 27-18. Arbitration, match, and move time windows

When doing matching and arbitration, the FlexCAN module needs to scan the whole Message Buffer memory during the available time slot. In order to have sufficient time to do that, the following requirements must be observed:

- The peripheral clock frequency cannot be smaller than the oscillator clock frequency, i.e., the PLL cannot be programmed to divide down the oscillator clock
- There must be a minimum ratio between the peripheral clock frequency and the CAN bit rate, as specified in Table 27-25

Table 27-25. Minimum ratio between peripheral clock frequency and CAN bit rate

Number of Message Buffers	Minimum Ratio
16	8
32	8

A direct consequence of the first requirement is that the minimum number of time quanta per CAN bit must be 8, so the oscillator clock frequency should be at least 8 times the CAN bit rate. The minimum frequency ratio specified in Table 27-25 can be achieved by choosing a high enough peripheral clock frequency when compared to the oscillator clock frequency, or by adjusting one or more of the bit timing parameters (PRES DIV, PROPSEG, PSEG1, or PSEG2).

27.4.8.6 Freeze mode

This mode is entered by setting the MCR[HALT] bit, or when the MCU is put into debug mode. In both cases it is also necessary that the MCR[FRZ] bit is set and the module is not in any of the low power modes (Disable or Stop). When freeze mode is requested during transmission or reception, the FlexCAN module does the following:

- Waits to be in either Intermission, Passive Error, Bus Off or Idle state
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores the RXD pin and drives the TXD pin as recessive
- Stops the prescaler, thus halting all CAN protocol activities
- Grants write access to the Error Counters Register, which is read-only in other modes
- Sets the NOT_RDY and FRZ_ACK bits in MCR

After requesting freeze mode, the user must wait for the MCR[FRZ_ACK] bit to be set before executing any other action, otherwise the FlexCAN module may operate in an unpredictable way. In freeze mode, all memory mapped registers are accessible.

Exiting freeze mode is done in one of the following ways:

- CPU clears the FRZ bit in the MCR Register
- The MCU is removed from Debug Mode and/or the HALT bit is cleared

Once out of freeze mode, the FlexCAN module tries to re-synchronize to the CAN bus by waiting for 11 consecutive recessive bits.

27.4.8.7 Module disable mode

This low power mode is entered when the MCR[MDIS] bit is set. If the module is disabled during freeze mode, it shuts down the clocks to the CPI and MBM sub-modules, sets the LPM_ACK bit and clears the FRZ_ACK bit. If the module is disabled during transmission or reception, the FlexCAN module does the following:

- Waits to be in either Idle or Bus Off state, or else waits for the third bit of Intermission and then checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores its RXD pin and drives its TXD pin as recessive
- Shuts down the clocks to the CPI and MBM sub-modules
- Sets the NOT_RDY and LPM_ACK bits in MCR

The Bus Interface Unit continues to operate, enabling the CPU to access memory mapped registers, except the TIMER register, the ECR register, and the Message Buffers, which cannot be accessed when the module is in disable mode. Exiting from this mode is done by clearing the MDIS bit, which resumes the clocks and clear the LPM_ACK bit.

27.4.8.8 Stop mode

This is a system low power mode in which all MCU clocks are stopped for maximum power savings. If the FlexCAN module receives the global stop mode request during freeze mode, it sets the LPM_ACK bit, clears the FRZ_ACK bit and then sends a Stop Acknowledge signal to the CPU, in order to shut down the clocks globally. If Stop Mode is requested during transmission or reception, the FlexCAN module does the following:

- Waits to be in either Idle or Bus Off state, or else waits for the third bit of Intermission and checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores its RXD pin and drives its TXD pin as recessive
- Sets the MCR[NOT_RDY] and MCR[LPM_ACK] bits
- Sends a Stop Acknowledge signal to the CPU, so that it can shut down the clocks globally

Exiting Stop Mode is done in one of the following ways:

- CPU resuming the clocks and removing the Stop Mode request



- CPU resuming the clocks and Stop Mode request as a result of the Self Wake mechanism

In the Self Wake mechanism, if the SLF_WAK bit in MCR Register was set at the time the FlexCAN module entered Stop Mode, then upon detection of a recessive to dominant transition on the CAN bus, the FlexCAN module sets the WAK_INT bit in the ESR Register and, if enabled by the WAK_MSK bit in MCR, generates a Wake Up interrupt to the CPU. Upon receiving the interrupt, the CPU should resume the clocks and remove the Stop Mode request. The FlexCAN module then wait s for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, it will not receive the frame that woke it up. [Table 27-26](#) details the effect of SLF_WAK and WAK_MSK upon wake-up from Stop Mode. Note that wake-up from Stop Mode only works when both bits are set.

Table 27-26. Wake-up from stop mode

SLF_WAK	WAK_MSK	MCU clocks enabled	Wake-up interrupt generated
0	0	No	No
0	1	No	No
1	0	No	No
1	1	Yes	Yes

The sensitivity to CAN bus activity can be modified by applying a low-pass filter function to the Rx CAN input line while in Stop Mode. See the WAK_SRC bit in [Section 27.3.4.1, Module Configuration Register \(MCR\)](#). This feature can be used to protect the FlexCAN module from waking up due to short glitches on the CAN bus lines. Such glitches can result from electromagnetic interference within noisy environments.

NOTE

Not all MCUs are equipped with the low-pass filter. Consult the specific MCU documentation to determine if the low-pass filter is available and to determine its electrical parameters.

27.4.9 Interrupts

The module can generate 7 interrupt sources (5 interrupts due to ORed message buffers and 2 interrupts due to ORed interrupts from Bus Off, Error, and Tx Warning, Rx Warning, and Wake Up). See [Chapter 32, Interrupt Controller \(INTC\)](#), for more information.

Each one of the message buffers can be an interrupt source, if its corresponding IMASK bit is set. There is no distinction between Tx and Rx interrupts for a particular buffer, under the assumption that the buffer is initialized for either transmission or reception. Each of the buffers has a flag bit assigned in the IFLAG Registers. The bit is set when the corresponding buffer completes a successful transmission/reception and is cleared when the CPU writes it to ‘1’ (unless another interrupt is generated at the same time).

NOTE

It must be guaranteed that the CPU only clears the bit causing the current interrupt. For this reason, bit manipulation instructions (BSET) must not be used to clear interrupt flags. These instructions may cause accidental clearing of interrupt flags that are set after entering the current interrupt service routine.

If the Rx FIFO is enabled (the MCR[FEN] bit is set), the interrupts corresponding to MBs 0 to 7 have a different behavior. Bit 7 of the IFLAG1 becomes the “FIFO Overflow” flag; bit 6 becomes the FIFO Warning flag, bit 5 becomes the “Frames Available in FIFO flag” and bits 4-0 are unused. See [Section 27.3.4.10, Interrupt Flags 1 Register \(IFLAG1\)](#), for more information.

A combined interrupt for all MBs is also generated by an OR of all the interrupt sources from MBs. This interrupt gets generated when any of the MBs generates an interrupt. In this case, the CPU must read the IFLAG registers to determine which MB caused the interrupt.

The other five interrupt sources (Bus Off, Error, Tx Warning, Rx Warning, and Wake Up) generate interrupts like the MB ones, and can be read from the ESR register. The Bus Off, Error, Tx Warning, and Rx Warning interrupt mask bits are located in the CTRL register, and the Wake-Up interrupt mask bit is located in the MCR.

27.4.10 Bus interface

CPU access to the FlexCAN registers are subject to the following rules:

- Read and write access to supervisor registers in User Mode results in access error.
- Read and write access to unimplemented or reserved address space also results in access error. Any access to unimplemented MB or Rx Individual Mask Register locations results in access error. Any access to the Rx Individual Mask Register space when the MCR[BCC] bit is cleared results in access error.
- If MAXMB is programmed with a value smaller than the available number of MBs, then the unused memory space can be used as general purpose RAM space. Note that the Rx Individual Mask Registers can only be accessed in Freeze Mode, and this is still true for unused space within this memory. Note also that reserved words within RAM cannot be used. As an example, suppose the FlexCAN module is configured with 32 MBs and MAXMB is programmed with zero. The maximum number of MBs in this case becomes one. The MB memory starts at 0x0060, but the space from 0x0060 to 0x007F is reserved (for SMB usage), and the space from 0x0080 to 0x008F is used by the one MB. This leaves us with the available space from 0x0090 to 0x027F. The available memory in the Mask Registers space would be from 0x0884 to 0x08FF.

NOTE

Unused MB space must not be used as general purpose RAM while the FlexCAN module is transmitting and receiving CAN frames.

27.5 Initialization/application information

This section provide instructions for initializing the FlexCAN module.

27.5.1 FlexCAN initialization sequence

The FlexCAN module may be reset in three ways:

- MCU level hard reset, which resets all memory mapped registers asynchronously

- MCU level soft reset, which resets some of the memory mapped registers synchronously (refer to [Table 27-4](#) to see what registers are affected by soft reset)
- SOFT_RST bit in MCR, which has the same effect as the MCU level soft reset

Soft reset is synchronous and has to follow an internal request/acknowledge procedure across clock domains. Therefore, it may take some time to fully propagate its effects. The SOFT_RST bit remains set while soft reset is pending, so software can poll this bit to know when the reset has completed. Also, soft reset cannot be applied while clocks are shut down in any of the low power modes. The low power mode should be exited and the clocks resumed before applying soft reset.

The clock source (CLK_SRC bit) should be selected while the module is in Disable Mode. After the clock source is selected and the module is enabled (MDIS bit is cleared), the FlexCAN module automatically goes to Freeze Mode. In Freeze Mode, the FlexCAN module is un-synchronized to the CAN bus, the HALT and FRZ bits in MCR Register are set, the internal state machines are disabled and the FRZ_ACK and NOT_RDY bits in the MCR Register are set. The TXD pin is in recessive state and the FlexCAN module does not initiate any transmission or reception of CAN frames. Note that the Message Buffers and the Rx Individual Mask Registers are not affected by reset, so they are not automatically initialized.

For any configuration change/initialization it is required that the FlexCAN module is put into Freeze Mode (see [Section 27.4.8.6, Freeze mode](#)). The following is a generic initialization sequence applicable to the FlexCAN module:

1. Initialize the Module Configuration Register (MCR).
 - a) Enable the individual filtering per MB and reception queue features by setting the BCC bit.
 - b) Enable the warning interrupts by setting the WRN_EN bit.
 - c) If required, disable frame self reception by setting the SRX_DIS bit.
 - d) Enable the FIFO by setting the FEN bit.
 - e) Enable the abort mechanism by setting the AEN bit.
 - f) Enable the local priority feature by setting the LPRIO_EN bit.
2. Initialize the Control Register (CTRL).
 - a) Determine the bit timing parameters: PROPSEG, PSEG1, PSEG2, RJW.
 - b) Determine the bit rate by programming the PRES DIV field.
 - c) Determine the internal arbitration mode (LBUF bit).
3. Initialize the Message Buffers.
 - a) The Control and Status word of all Message Buffers must be initialized.
 - b) If FIFO was enabled, the 8-entry ID table must be initialized.
 - c) Other entries in each Message Buffer should be initialized as required.
4. Initialize the Rx Individual Mask Registers.
5. Set required interrupt mask bits in the IMASK Registers (for all MB interrupts), in CTRL Register (for Bus Off and Error interrupts) and in MCR Register for Wake-Up interrupt.
6. Clear the MCR[HALT] bit.

Starting with the last event, the FlexCAN module attempts to synchronize to the CAN bus.

27.5.2 FlexCAN addressing and RAM size configurations

These RAM configurations can be implemented within the FlexCAN module:

- For 16 MBs: 288 bytes for MB memory and 64 bytes for Individual Mask Registers
- For 32 MBs: 544 bytes for MB memory and 128 bytes for Individual Mask Registers

If 64 MBs are required, two FlexCAN modules can be multiplexed as shown in [Figure 27-19](#).




Figure 27-19. Usage of 64 MB with 32 MB + 32 MB

Chapter 28

Motor Control Pulse Width Modulator Module (FlexPWM)

28.1 Introduction

The PXS30 contains three FlexPWM modules: FlexPWM_0, FlexPWM_1, and FlexPWM_2 with the following features:

- Support of PWM output capabilities of third output channel per submodule (PWMX)
- 4 fault inputs for each instantiation

The FlexPWM interacts with the CTU as described in the CTU section of this document.

28.1.1 Overview

The pulse width modulator module (FlexPWM) contains four PWM submodules, each of which is set up to control a single half-bridge power stage. There are also four fault channels.

This PWM is capable of controlling most motor types: AC induction motors (ACIM), Permanent Magnet AC motors (PMAc), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors.

28.1.2 Features

- 16-bit resolution for center, edge aligned, and asymmetrical PWMs
- PWM outputs can operate as complementary pairs or independent channels
- Can accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Support for double switching PWM outputs
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software-control for each PWM output
- All outputs can be programmed to change simultaneously via a “Force Out” event
- PWMX pin can optionally output a third PWM signal from each submodule

- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- The option to supply the source for each complementary PWM signal pair from any of the following:
 - External digital pin
 - Internal timer channel
 - External ADC input, taking into account values set in ADC high and low limit registers

28.1.3 Modes of operation

Care must be exercised when using this module in certain chip operating modes. Some motors (such as 3-phase AC motors) require regular software updates for proper operation. Failure to do so could result in destroying the motor or inverter. Because of this, PWM outputs are placed in their inactive states in STOP mode, and optionally under WAIT and debug modes. PWM outputs are reactivated (assuming they were active to begin with) when these modes are exited.

Table 28-1. Modes When PWM Operation is Restricted

Mode	Description
STOP	Peripheral and CPU clocks are stopped. PWM outputs are driven inactive.
WAIT	CPU clocks are stopped while peripheral clocks continue to run. PWM outputs are driven inactive as a function of the WAITEN bit.
DEBUG	CPU and peripheral clocks continue to run, but CPU maybe stalled for periods of time. PWM outputs are driven inactive as a function of the DBGEN bit.

28.1.4 Block diagrams

28.1.4.1 Module level




Figure 28-1. PWM block diagram

28.1.4.2 PWM submodule




Figure 28-2. PWM submodule block diagram

28.2 External signal descriptions

The PWM module has external pins named $PWMA[n]$, $PWMB[n]$, $PWMX[n]$, $FAULT[n]$, EXT_SYNC , and EXT_FORCE . The PWM module also has an on-chip input called EXT_CLK and an on-chip output called $OUT_TRIG[n]$.

28.2.1 $PWMA[n]$ and $PWMB[n]$ —External PWM pair

These pins are the output pins of the PWM channels. They can be independent PWM signals or a complementary pair. When not needed as an output, they can be used as inputs to the input capture circuitry.

28.2.2 $PWMX[n]$ —Auxiliary PWM signal

These pins are the auxiliary output pins of the PWM channels. They can be independent PWM signals. When not needed as an output, they can be used as inputs to the input capture circuitry or they can be used to generate the IPOL bit during deadtime correction.

28.2.3 $FAULT[n]$ —Fault inputs

These input pins allow disabling selected PWM outputs.

28.2.4 EXT_SYNC—External Synchronization Signal

This input signal allows a source external to the PWM to initialize the PWM counter. In this manner the PWM can be synchronized to external circuitry.

28.2.5 EXT_FORCE—External Output Force Signal

This input signal allows a source external to the PWM to force an update of the PWM outputs. In this manner the PWM can be synchronized to external circuitry. An example would be to simultaneously switch all of the PWM outputs on a commutation boundary for trapezoidal control of a BLDC motor. The boundary can be established via external logic or an on-chip timer.

28.2.6 OUT_TRIG0[*n*] and OUT_TRIG1[*n*]—Output Triggers

These outputs allow the PWM submodules to control timing of the ADC conversions. See [28.3.2.15, Output Trigger Control Register \(TCTRL\)](#), for a description of how to enable these outputs and how the compare registers match up to the output triggers.

28.2.7 EXT_CLK—External Clock Signal

This on-chip input signal allows an on-chip source external to the PWM (typically a Timer) to control the PWM clocking. In this manner the PWM can be synchronized to the Timer. This signal must be generated synchronously to the PWM's clock since it is not resynchronized in the PWM.

28.3 Memory map and registers

28.3.1 FlexPWM module memory map

[Table 28-2](#) shows the base addresses for the FlexPWM modules on PXS30. Base addresses are the same in Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM).

Table 28-2. FlexPWM module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	FlexPWM_0	0xFFE2_4000
	FlexPWM_1	0xFFE2_8000
	FlexPWM_2	0xC3E7_4000

Table 28-3. FlexPWM memory map

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x0000	CNT—Counter Register (Submodule 0)	R	0x0000	on page 28-11
0x0002	INIT—Initial Count Register (Submodule 0)	R/W	0x0000	on page 28-12

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x0004	CTRL2—Control 2 Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0006	CTRL1—Control 1 Register (Submodule 0)	R/W	0x0400	on page 28-14
0x0008	VAL0—Value Register 0 (Submodule 0)	R/W	0x0000	on page 28-16
0x000A	VAL1—Value Register 1 (Submodule 0)	R/W	0x0000	on page 28-17
0x000C	VAL2—Value Register 2 (Submodule 0)	R/W	0x0000	on page 28-17
0x000E	VAL3—Value Register 3 (Submodule 0)	R/W	0x0000	on page 28-18
0x0010	VAL4—Value Register 4 (Submodule 0)	R/W	0x0000	on page 28-18
0x0012	VAL5—Value Register 5 (Submodule 0)	R/W	0x0000	on page 28-19
0x0014–0x0017	Reserved			
0x0018	OCTRL—Output Control Register (Submodule 0)	R/W	0x0000	on page 28-19
0x001A	STS—Status Register (Submodule 0)	R/W	0x0000	on page 28-20
0x001C	INTEN—Interrupt Enable Register (Submodule 0)	R/W	0x0000	on page 28-21
0x001E	DMAEN—DMA Enable Register (Submodule 0)	R/W	0x0000	on page 28-22
0x0020	TCTRL—Output Trigger Control Register (Submodule 0)	R/W	0x0000	on page 28-23
0x0022	DISMAP—Fault Disable Mapping Register (Submodule 0)	R/W	0xFFFF	on page 28-24
0x0024	DTCNT0—Deadtime Count Register 0 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0026	DTCNT1—Deadtime Count Register 1 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0028–0x002F	Reserved			
0x0030	CAPTCTRLX—Capture Control Register X (Submodule 0)	R/W	0x0000	on page 28-25
0x0032	CAPTCOMPX—Capture Compare Register X (Submodule 0)	R/W	0x0000	on page 28-27

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x0034	CVAL0—Capture Value 0 Register (Submodule 0)	R	0x0000	on page 28-27
0x0036	CVAL0C—Capture Value 0 Cycle Register (Submodule 0)	R	0x0000	on page 28-27
0x0038	CVAL1—Capture Value 1 Register (Submodule 0)	R	0x0000	on page 28-28
0x003A	CVAL1C—Capture Value 1 Cycle Register (Submodule 0)	R	0x0000	on page 28-28
0x003C–0x004F	Reserved			
0x0050	CNT—Counter Register (Submodule 1)	R	0x0000	on page 28-11
0x0052	INIT—Initial Count Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0054	CTRL2—Control 2 Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0056	CTRL1—Control 1 Register (Submodule 1)	R/W	0x0000	on page 28-14
0x0058	VAL0—Value Register 0 (Submodule 1)	R/W	0x0000	on page 28-16
0x005A	VAL1—Value Register 1 (Submodule 1)	R/W	0x0000	on page 28-17
0x005C	VAL2—Value Register 2 (Submodule 1)	R/W	0x0000	on page 28-17
0x005E	VAL3—Value Register 3 (Submodule 1)	R/W	0x0000	on page 28-18
0x0060	VAL4—Value Register 4 (Submodule 1)	R/W	0x0000	on page 28-18
0x0062	VAL5—Value Register 5 (Submodule 1)	R/W	0x0000	on page 28-19
0x0064–0x0067	Reserved			
0x0068	OCTRL—Output Control Register (Submodule 1)	R/W	0x0000	on page 28-19
0x006A	STS—Status Register (Submodule 1)	R/W	0x0000	on page 28-20
0x006C	INTEN—Interrupt Enable Register (Submodule 1)	R/W	0x0000	on page 28-21
0x006E	DMAEN—DMA Enable Register (Submodule 1)	R/W	0x0000	on page 28-22

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x0070	TCTRL—Output Trigger Control Register (Submodule 1)	R/W	0x0000	on page 28-23
0x0072	DISMAP—Fault Disable Mapping Register (Submodule 1)	R/W	0xFFFF	on page 28-24
0x0074	DTCNT0—Deadtime Count Register 0 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0076	DTCNT1—Deadtime Count Register 1 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0078–0x007F	Reserved			
0x0080	CAPTCTRLX—Capture Control Register X (Submodule 1)	R/W	0x0000	on page 28-25
0x0082	CAPTCOMPX—Capture Compare Register X (Submodule 1)	R/W	0x0000	on page 28-27
0x0084	CVAL0—Capture Value 0 Register (Submodule 1)	R	0x0000	on page 28-27
0x0086	CVAL0C—Capture Value 0 Cycle Register (Submodule 1)	R	0x0000	on page 28-27
0x0088	CVAL1—Capture Value 1 Register (Submodule 1)	R	0x0000	on page 28-28
0x008A	CVAL1C—Capture Value 1 Cycle Register (Submodule 1)	R	0x0000	on page 28-28
0x008C–0x009F	Reserved			
0x00A0	CNT—Counter Register (Submodule 2)	R	0x0000	on page 28-11
0x00A2	INIT—Initial Count Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A4	CTRL2—Control 2 Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A6	CTRL1—Control 1 Register (Submodule 2)	R/W	0x0000	on page 28-14
0x00A8	VAL0—Value Register 0 (Submodule 2)	R/W	0x0000	on page 28-16
0x00AA	VAL1—Value Register 1 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AC	VAL2—Value Register 2 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AE	VAL3—Value Register 3 (Submodule 2)	R/W	0x0000	on page 28-18

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x00B0	VAL4—Value Register 4 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B2	VAL5—Value Register 5 (Submodule 2)	R/W	0x0000	on page 28-19
0x00B4–0x00B7	Reserved			
0x00B8	OCTRL—Output Control Register (Submodule 2)	R/W	0x0000	on page 28-19
0x00BA	STS—Status Register (Submodule 2)	R/W	0x0000	on page 28-20
0x00BC	INTEN—Interrupt Enable Register (Submodule 2)	R/W	0x0000	on page 28-21
0x00BE	DMAEN—DMA Enable Register (Submodule 2)	R/W	0x0000	on page 28-22
0x00C0	TCTRL—Output Trigger Control Register (Submodule 2)	R/W	0x0000	on page 28-23
0x00C2	DISMAP—Fault Disable Mapping Register (Submodule 2)	R/W	0xFFFF	on page 28-24
0x00C4	DTCNT0—Deadtime Count Register 0 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C6	DTCNT1—Deadtime Count Register 1 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C8–0x00CF	Reserved			
0x00D0	CAPTCTRLX—Capture Control Register X (Submodule 2)	R/W	0x0000	on page 28-25
0x00D2	CAPTCOMPX—Capture Compare Register X (Submodule 2)	R/W	0x0000	on page 28-27
0x00D4	CVAL0—Capture Value 0 Register (Submodule 2)	R	0x0000	on page 28-27
0x00D6	CVAL0C—Capture Value 0 Cycle Register (Submodule 2)	R	0x0000	on page 28-27
0x00D8	CVAL1—Capture Value 1 Register (Submodule 2)	R	0x0000	on page 28-28
0x00DA	CVAL1C—Capture Value 1 Cycle Register (Submodule 2)	R	0x0000	on page 28-28
0x00DC–0x00EF	Reserved			
0x00F0	CNT—Counter Register (Submodule 3)	R	0x0000	on page 28-11
0x00F2	INIT—Initial Count Register (Submodule 3)	R/W	0x0000	on page 28-12

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x00F4	CTRL2—Control 2 Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F6	CTRL1—Control 1 Register (Submodule 3)	R/W	0x0000	on page 28-14
0x00F8	VAL0—Value Register 0 (Submodule 3)	R/W	0x0000	on page 28-16
0x00FA	VAL1—Value Register 1 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FC	VAL2—Value Register 2 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FE	VAL3—Value Register 3 (Submodule 3)	R/W	0x0000	on page 28-18
0x0100	VAL4—Value Register 4 (Submodule 3)	R/W	0x0000	on page 28-18
0x0102	VAL5—Value Register 5 (Submodule 3)	R/W	0x0000	on page 28-19
0x0104–0x0107	Reserved			
0x0108	OCTRL—Output Control Register (Submodule 3)	R/W	0x0000	on page 28-19
0x010A	STS—Status Register (Submodule 3)	R/W	0x0000	on page 28-20
0x010C	INTEN—Interrupt Enable Register (Submodule 3)	R/W	0x0000	on page 28-21
0x010E	DMAEN—DMA Enable Register (Submodule 3)	R/W	0x0000	on page 28-22
0x0110	TCTRL—Output Trigger Control Register (Submodule 3)	R/W	0x0000	on page 28-23
0x0112	DISMAP—Fault Disable Mapping Register (Submodule 3)	R/W	0xFFFF	on page 28-24
0x0114	DTCNT0—Deadtime Count Register 0 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0116	DTCNT1—Deadtime Count Register 1 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0118–0x011F	Reserved			
0x0120	CAPTCTRLX—Capture Control Register X (Submodule 3)	R/W	0x0000	on page 28-25
0x0122	CAPTCOMPX—Capture Compare Register X (Submodule 3)	R/W	0x0000	on page 28-27

Table 28-3. FlexPWM memory map (continued)

Offset from FlexPWM_BASE	Register	Access	Reset value	Location
0x0124	CVAL0—Capture Value 0 Register (Submodule 3)	R	0x0000	on page 28-27
0x0126	CVAL0C—Capture Value 0 Cycle Register (Submodule 3)	R	0x0000	on page 28-27
0x0128	CVAL1—Capture Value 1 Register (Submodule 3)	R	0x0000	on page 28-28
0x012A	CVAL1C—Capture Value 1 Cycle Register (Submodule 3)	R	0x0000	on page 28-28
0x012C–0x013F	Reserved			
0x0140	OUTEN—Output Enable Register	R/W	0x0000	on page 28-28
0x142	MASK—Output Mask Register	R/W	0x0000	on page 28-29
0x0144	SWCOUT—Software Controlled Output Register	R/W	0x0000	on page 28-30
0x0146	DTSRCSEL—Deadtime Source Select Register	R/W	0x0000	on page 28-31
0x0148	MCTRL—Master Control Register	R/W	0x0000	on page 28-33
0x014A	Reserved			
0x014C	FCTRL—Fault Control Register	R/W	0x0000	on page 28-34
0x014E	FSTS—Fault Status Register	R/W	0x0000	on page 28-35
0x0150	FFILT—Fault Filter Register	R/W	0x0000	on page 28-36
0x0152–0x3FFF	Reserved			

28.3.2 Register descriptions

The address of a register is the sum of a base address and an address offset. The base address is defined at the core level and the address offset is defined at the module level. There are a set of registers for each PWM submodule, for the configuration logic, and for each fault channel.

28.3.2.1 Counter Register (CNT)

The read-only Counter Register (CNT) displays the state of the signed 16-bit submodule counter. This register is not byte-accessible.




Figure 28-3. Counter Register (CNT)

28.3.2.2 Initial Count Register (INIT)




Figure 28-4. Initial Count Register (INIT)

The 16-bit signed value in this buffered, read/write register defines the initial count value for the PWM in PWM clock periods. This value is loaded into the submodule counter when local sync, master sync, or master reload is asserted (based on the value of INIT_SEL) or when FORCE is asserted and force init is enabled. For PWM operation, the buffered contents of this register are loaded into the counter at the start of every PWM cycle. This register is not byte-accessible.

NOTE

The INIT register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. This register cannot be written when LDOK is set. Reading INIT reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.3 Control 2 Register (CTRL2)




Figure 28-5. Control 2 Register (CTRL2)

Table 28-4. CTRL2 field descriptions

Field	Description
DBGEN	<p>Debug Enable</p> <p>When this bit is set, the PWM continues to run while the device is in debug mode. If the device enters debug mode and this bit is cleared, then the PWM outputs are disabled until debug mode is exited. At that point, the PWM pins resume operation as programmed in the PWM registers.</p> <p>For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in debug mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (such as DC motors), this bit might safely be set, enabling the PWM in debug mode. The key point is that PWM parameter updates will not occur in debug mode. Any motors requiring such updates should be disabled during debug mode. If in doubt, leave this bit cleared.</p>
WAITEN	<p>WAIT Enable</p> <p>When this bit is set, the PWM continues to run while the device is in WAIT mode. In this mode, the peripheral clock continues to run, but the CPU clock does not. If the device enters WAIT mode and this bit is cleared, then the PWM outputs are disabled until WAIT mode is exited. At that point, the PWM pins resume operation as programmed in the PWM registers.</p> <p>For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in WAIT mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (such as DC motors), this bit might safely be set, enabling the PWM in WAIT mode. The key point is PWM parameter updates will not occur in this mode. Any motors requiring such updates should be disabled during WAIT mode. If in doubt, leave this bit cleared.</p>
INDEP	<p>Independent or Complementary Pair Operation</p> <p>This bit determines whether the PWMA and PWMB channels are independent PWMs or a complementary PWM pair.</p> <p>0 PWMA and PWMB form a complementary PWM pair. 1 PWMA and PWMB outputs are independent PWMs.</p>
PWM23_INIT	<p>PWM23 Initial Value</p> <p>This read/write bit determines the initial value for PWMA and the value to which it is forced when FORCE_INIT is asserted. See Figure 28-48.</p>
PWM45_INIT	<p>PWM45 Initial Value</p> <p>This read/write bit determines the initial value for PWMB and the value to which it is forced when FORCE_INIT is asserted. See Figure 28-48.</p>
PWMX_INIT	<p>PWMX Initial Value</p> <p>This read/write bit determines the initial value for PWMX and the value to which it is forced when FORCE_INIT is asserted. See Figure 28-48.</p>
INIT_SEL	<p>Initialization Control Select</p> <p>These read/write bits control the source of the INIT signal that goes to the counter.</p> <p>00 Local sync (PWMX) causes initialization. 01 Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it forces the INIT signal to logic 0. 10 Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it forces the INIT signal to logic 0. 11 EXT_SYNC causes initialization.</p>
FRCEN	<p>Force Initialization Enable</p> <p>This bit allows the FORCE_OUT signal to initialize the counter without regard to the signal selected by INIT_SEL. This is a software controlled initialization.</p> <p>0 Initialization from a Force Out event is disabled. 1 Initialization from a Force Out event is enabled.</p>

Table 28-4. CTRL2 field descriptions (continued)

Field	Description
FORCE	Force Initialization If the FORCE_SEL bits = 000, writing a 1 to this bit results in a Force Out event. This causes the following actions to be taken: <ul style="list-style-type: none"> • The PWMA and PWMB output pins assume values based on the SEL23 and SEL45 bits. • If the FRCEN bit is set, the counter value is initialized with the INIT register value.
FORCE_SEL	Force Source Select This read/write bit determines the source of the FORCE OUTPUT signal for this submodule. 000 The local force signal, FORCE, from this submodule is used to force updates. 001 The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it holds the FORCE OUTPUT signal to logic 0. 010 The local reload signal from this submodule is used to force updates. 011 The master reload signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it holds the FORCE OUTPUT signal to logic 0. 100 The local sync signal from this submodule is used to force updates. 101 The master sync signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it holds the FORCE OUTPUT signal to logic 0. 110 The external force signal, EXT_FORCE, from outside the PWM module causes updates. 111 Reserved.
RELOAD_SEL	Reload Source Select This read/write bit determines the source of the RELOAD signal for this submodule. When this bit is set, the LDOK bit in submodule 0 should be used since the local LDOK bit is ignored. 0 The local RELOAD signal is used to reload registers. 1 The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it forces the RELOAD signal to logic 0.
CLK_SEL	Clock Source Select These read/write bits determine the source of the clock signal for this submodule. 00 The IPBus clock is used as the clock for the local prescaler and counter. 01 EXT_CLK is used as the clock for the local prescaler and counter. 10 Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it forces the clock to logic 0. 11 Reserved.

28.3.2.4 Control 1 Register (CTRL1)




Figure 28-6. Control 1 Register (CTRL1)

Table 28-5. CTRL1 field descriptions

Field	Description
LDFQ	<p>Load Frequency</p> <p>These buffered read/write bits select the PWM load frequency according to Table 28-6. Reset clears the LDFQ bits, selecting loading every PWM opportunity. A PWM opportunity is determined by the HALF and FULL bits.</p> <p>The LDFQx bits take effect when the current load cycle is complete regardless of the state of the LDOK bit. Reading the LDFQx bits reads the buffered values and not necessarily the values currently in effect. See Table 28-6.</p>
HALF	<p>Half Cycle Reload</p> <p>This read/write bit enables half-cycle reloads. A half cycle is defined by when the submodule counter matches the VAL0 register and does not have to be half way through the PWM cycle.</p> <p>0 Half-cycle reloads disabled. 1 Half-cycle reloads enabled.</p>
FULL	<p>Full Cycle Reload</p> <p>This read/write bit enables full-cycle reloads. A full cycle is defined by when the submodule counter matches the VAL1 register. Either the HALF or FULL bit must be set in order to move the buffered data into the registers used by the PWM generators. If both the HALF and FULL bits are set, then reloads can occur twice per cycle.</p> <p>0 Full-cycle reloads disabled. 1 Full-cycle reloads enabled (default).</p>
DT	<p>Deadtime</p> <p>These read-only bits reflect the sampled values of the PWMX input at the end of each deadtime. Sampling occurs at the end of deadtime 0 for DT[0] and the end of deadtime 1 for DT[1]. Reset clears these bits.</p>
PRSC	<p>Prescaler</p> <p>These buffered read/write bits select the divide ratio of the PWM clock frequency selected by CLK_SEL as illustrated in Table 28-7.</p> <p>Note: Reading the PRSCx bits reads the buffered values and not necessarily the values currently in effect. The PRSCx bits take effect at the beginning of the next PWM cycle and only when the load okay bit, LDOK, is set or LDMOD is set. This field cannot be written when LDOK is set.</p>
LDMOD	<p>Load Mode Select</p> <p>This read/write bit selects the timing of loading the buffered registers for this submodule.</p> <p>0 Buffered registers of this submodule are loaded and take effect at the next PWM reload if LDOK is set. 1 Buffered registers of this submodule are loaded and take effect immediately upon LDOK being set.</p>
DBLEN	<p>Double Switching Enable</p> <p>This read/write bit enables the double switching PWM behavior.</p> <p>0 Double switching disabled. 1 Double switching enabled.</p>

Table 28-6. PWM reload frequency

LDFQ	PWM reload frequency	LDFQ	PWM reload frequency
0000	Every PWM opportunity	1000	Every 9 PWM opportunities
0001	Every 2 PWM opportunities	1001	Every 10 PWM opportunities
0010	Every 3 PWM opportunities	1010	Every 11 PWM opportunities
0011	Every 4 PWM opportunities	1011	Every 12 PWM opportunities
0100	Every 5 PWM opportunities	1100	Every 13 PWM opportunities
0101	Every 6 PWM opportunities	1101	Every 14 PWM opportunities
0110	Every 7 PWM opportunities	1110	Every 15 PWM opportunities
0111	Every 8 PWM opportunities	1111	Every 16 PWM opportunities

Table 28-7. PWM prescaler

PRSC	PWM clock frequency	PRSC	PWM clock frequency
000	f_{clk}	100	$f_{clk}/16$
001	$f_{clk}/2$	101	$f_{clk}/32$
010	$f_{clk}/4$	110	$f_{clk}/64$
011	$f_{clk}/8$	111	$f_{clk}/128$

28.3.2.5 Value Register 0 (VAL0)




Figure 28-7. Value Register 0 (VAL0)

The 16-bit signed value in this buffered, read/write register defines the mid-cycle reload point for the PWM in PWM clock periods. This value also defines when the PWMX signal is set and the local sync signal is reset. This register is not byte-accessible.

NOTE

The VAL0 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL0 cannot be written when LDOK is set. Reading VAL0 reads the value in a buffer. It is not necessarily the value the PWM generator is currently using.

28.3.2.6 Value Register 1 (VAL1)




Figure 28-8. Value Register 1 (VAL1)

The 16-bit signed value written to this buffered, read/write register defines the modulo count value (maximum count) for the submodule counter. Upon reaching this count value, the counter reloads itself with the contents of the INIT register and assert the local sync signal while resetting PWMX. This register is not byte-accessible.

NOTE

The VAL1 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL1 cannot be written when LDOK is set. Reading VAL1 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.7 Value Register 2 (VAL2)




Figure 28-9. Value register 2 (VAL2)

The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 high (Figure 28-2). This register is not byte-accessible.

NOTE

The value in the VAL3 register must always be greater than or equal to the value in the VAL2 register.

NOTE

The VAL2 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL2 cannot be written when LDOK is set. Reading VAL2 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.8 Value Register 3 (VAL3)




Figure 28-10. Value register 3 (VAL3)

The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 low (Figure 28-2). This register is not byte-accessible.

NOTE

The value in the VAL3 register must always be greater than or equal to the value in the VAL2 register.

NOTE

The VAL3 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL3 cannot be written when LDOK is set. Reading VAL3 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.9 Value Register 4 (VAL4)




Figure 28-11. Value register 4 (VAL4)

The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 high (Figure 28-2). This register is not byte-accessible.

NOTE

The value in the VAL5 register must always be greater than or equal to the value in the VAL4 register.

NOTE

The VAL4 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL4 cannot be written when LDOK is set. Reading VAL4 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.10 Value Register 5 (VAL5)




Figure 28-12. Value Register 5 (VAL5)

The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 low (Figure 28-2). This register is not byte-accessible.

NOTE

The value in the VAL5 register must always be greater than or equal to the value in the VAL4 register.

NOTE

The VAL5 register is buffered. The value written does not take effect until the LDOK bit is set and the next PWM load cycle begins or LDMOD is set. VAL5 cannot be written when LDOK is set. Reading VAL5 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

28.3.2.11 Output Control Register (OCTRL)




Figure 28-13. Output Control Register (OCTRL)

Table 28-8. OCTRL field descriptions

Field	Description
PWMA_IN	PWMA Input This read-only bit shows the logic value currently being driven into the PWMA input.
PWMB_IN	PWMB Input This read-only bit shows the logic value currently being driven into the PWMB input.
PWMX_IN	PWMX Input This read-only bit shows the logic value currently being driven into the PWMX input.

Table 28-8. OCTRL field descriptions (continued)

Field	Description
POLA	PWMA Output Polarity This bit inverts the PWMA output polarity. 0 PWMA output not inverted. A high level on the PWMA pin represents the “on” or “active” state. 1 PWMA output inverted. A low level on the PWMA pin represents the “on” or “active” state.
POLB	PWMB Output Polarity This bit inverts the PWMB output polarity. 0 PWMB output not inverted. A high level on the PWMB pin represents the “on” or “active” state. 1 PWMB output inverted. A low level on the PWMB pin represents the “on” or “active” state.
POLX	PWMX Output Polarity This bit inverts the PWMX output polarity. 0 PWMX output not inverted. A high level on the PWMX pin represents the “on” or “active” state. 1 PWMX output inverted. A low level on the PWMX pin represents the “on” or “active” state.
PWMAFS	PWMA Fault State These bits determine the fault state for the PWMA output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of WAITEN and DBGEN. 00 Output is forced to logic 0 state prior to consideration of output polarity control. 01 Output is forced to logic 1 state prior to consideration of output polarity control. 1x Output is tristated.
PWMBFS	PWMB Fault State These bits determine the fault state for the PWMB output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of WAITEN and DBGEN. 00 Output is forced to logic 0 state prior to consideration of output polarity control. 01 Output is forced to logic 1 state prior to consideration of output polarity control. 1x Output is tristated.
PWMXFS	PWMX Fault State These bits determine the fault state for the PWMX output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of WAITEN and DBGEN. 00 Output is forced to logic 0 state prior to consideration of output polarity control. 01 Output is forced to logic 1 state prior to consideration of output polarity control. 1x Output is tristated.

28.3.2.12 Status Register (STS)




Figure 28-14. Status register (STS)

Table 28-9. STS field descriptions

Field	Description
RUF	Registers Updated Flag This read-only flag is set when one of the INIT, VALx, or PRSC fields has been written resulting in non-coherent data in the set of double buffered registers. Clear RUF by a proper reload sequence consisting of a reload signal while LDOK = 1. Reset clears RUF. 0 No register update has occurred since last reload. 1 At least one of the double buffered registers has been updated since the last reload.
REF	Reload Error Flag This read/write flag is set when a reload cycle occurs while LDOK is 0 and the double buffered registers are in a non-coherent state (RUF = 1). Clear REF by writing a logic one to the REF bit. Reset clears REF. 0 No reload error occurred. 1 Reload signal occurred with non-coherent data and LDOK = 0.
RF	Reload Flag This read/write flag is set at the beginning of every reload cycle regardless of the state of the LDOK bit. Clear RF by writing a logic one to the RF bit when VALDE is clear (non-DMA mode). RF can also be cleared by the DMA done signal when VALDE is set (DMA mode). Reset clears RF. 0 No new reload cycle since last RF clearing. 1 New reload cycle since last RF clearing.
CFX1	Capture Flag X1 This bit is set when the word count of the Capture X1 FIFO (CX1CNT) exceeds the value of the CFXWM field. This bit is cleared by writing a one to this bit position if CX1DE is clear (non-DMA mode) or by the DMA done signal if CX1DE is set (DMA mode). Reset clears this bit.
CFX0	Capture Flag X0 This bit is set when the word count of the Capture X0 FIFO (CX0CNT) exceeds the value of the CFXWM field. This bit is cleared by writing a one to this bit position if CX0DE is clear (non-DMA mode) or by the DMA done signal if CX0DE is set (DMA mode). Reset clears this bit.
CMPF	Compare Flags These bits are set when the submodule counter value matches the value of one of the VALx registers. Clear these bits by writing a 1 to a bit position. 0 No compare event has occurred for a particular VALx value. 1 A compare event has occurred for a particular VALx value.

28.3.2.13 Interrupt Enable Register (INTEN)

Address:	Base + 0x001C (Submodule 0)	Base + 0x00BC (Submodule 2)	Access: User read/write													
	Base + 0x006C (Submodule 1)	Base + 0x010C (Submodule 3)														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	REIE	RIE	0	0	0	0	CX1 IE	CX0 IE	CMPIE					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-15. Interrupt Enable register (INTEN)

Table 28-10. INTEN field descriptions

Field	Description
REIE	Reload Error Interrupt Enable This read/write bit enables the reload error flag (REF) to generate CPU interrupt requests. Reset clears RIE. 0 REF CPU interrupt requests disabled. 1 REF CPU interrupt requests enabled.
RIE	Reload Interrupt Enable This read/write bit enables the reload flag (RF) to generate CPU interrupt requests. Reset clears RIE. 0 RF CPU interrupt requests disabled. 1 RF CPU interrupt requests enabled.
CX1IE	Capture X 1 Interrupt Enable This bit allows the CFX1 flag to create an interrupt request to the CPU. Do not set both this bit and the CX1DE bit. 0 Interrupt request disabled for CFX1. 1 Interrupt request enabled for CFX1.
CX0IE	Capture X 0 Interrupt Enable This bit allows the CFX0 flag to create an interrupt request to the CPU. Do not set both this bit and the CX0DE bit. 0 Interrupt request disabled for CFX0. 1 Interrupt request enabled for CFX0.
CMPIE	Compare Interrupt Enables These bits enable the CMPF flags to cause a compare interrupt request to the CPU. 0 The corresponding CMPF bit does not cause an interrupt request 1 The corresponding CMPF bit causes an interrupt request.

28.3.2.14 DMA Enable Register (DMAEN)

Address: Base + 0x001E (Submodule 0)	Base + 0x00BE (Submodule 2)	
Base + 0x006E (Submodule 1)	Base + 0x010E (Submodule 3)	Access: User read/write
R	0	0
W	0	0
Reset	0	0

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	VAL DE	FAN D	CAPTDE		0	0	0	0	CX1 DE	CX0 DE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-16. DMA Enable register (DMAEN)

Table 28-11. DMAEN field descriptions

Field	Description
VALDE	Value Registers DMA Enable This read/write bit enables DMA write requests for the VALx registers when RF is set. Reset clears VALDE. 0 DMA write requests are disabled. 1 DMA write requests for the VALx registers are enabled.

Table 28-11. DMAEN field descriptions (continued)

Field	Description
FAND	<p>FIFO Watermark AND Control</p> <p>This read/write bit works in conjunction with the CAPTDE field when it is set to watermark mode (CAPTDE = 01). While the CXxDE bits determine which FIFO watermarks the DMA read request is sensitive to, this bit determines if the selected watermarks are ANDed together or ORed together in order to create the request.</p> <p>0 Selected FIFO watermarks are ORed together. 1 Selected FIFO watermarks are ANDed together.</p>
CAPTDE	<p>Capture DMA Enable Source Select</p> <p>These read/write bits select the source of enabling the DMA read requests for the capture FIFOs. Reset clears these bits.</p> <p>00 Read DMA requests disabled. 01 Exceeding a FIFO watermark sets the DMA read request. This requires at least 1 of the CX1DE or CX0DE bits to also be set in order to determine which watermark(s) the DMA request is sensitive to. 10 A local sync (VAL1 matches counter) sets the read DMA request. 11 A local reload (RF being set) sets the read DMA request.</p>
CX1DE	<p>Capture X1 FIFO DMA Enable</p> <p>This read/write bit enables DMA read requests for the Capture X1 FIFO data when CFX1 is set. Reset clears CX1DE. Do not set both this bit and the CX1IE bit.</p>
CX0DE	<p>Capture X0 FIFO DMA Enable</p> <p>This read/write bit enables DMA read requests for the Capture X0 FIFO data when CFX0 is set. Reset clears CX0DE. Do not set both this bit and the CX0IE bit.</p>

28.3.2.15 Output Trigger Control Register (TCTRL)

Address: Base + 0x0020 (Submodule 0) Base + 0x00C0 (Submodule 2)
 Base + 0x0070 (Submodule 1) Base + 0x0110 (Submodule 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	OUT_TRIG_EN[5:0]					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-17. Output Trigger Control register (TCTRL)

Table 28-12. TCTRL field descriptions

Field	Description
OUT_TRIG_EN[5:0]	<p>Output Trigger Enables</p> <p>These bits enable the generation of OUT_TRIG0 and OUT_TRIG1 outputs based on the counter value matching the value in one or more of the VAL0-5 registers where OUT_TRIG_EN[0] refers to VAL0, OUT_TRIG_EN[1] refers to VAL1 and so on. VAL0, VAL2, and VAL4 are used to generate OUT_TRIG0. VAL1, VAL3, and VAL5 are used to generate OUT_TRIG1. The OUT_TRIGx signals are only asserted as long as the counter value matches the VALx value, therefore as many as six triggers can be generated (three each on OUT_TRIG0 and OUT_TRIG1) per PWM cycle per submodule.</p> <p>0 OUT_TRIGx is not set when the counter value matches the VALx value. 1 OUT_TRIGx is set when the counter value matches the VALx value.</p>

28.3.2.16 Fault Disable Mapping Register (DISMAP)

The Fault Disable Mapping Register (DISMAP) determines which PWM pins are disabled by the fault protection inputs, illustrated in Table 28-59 in Section 28.4.3.11, Fault protection. Reset sets all of the bits in the fault disable mapping register.




Figure 28-18. Fault Disable Mapping register (DISMAP)

Table 28-13. DISMAP field descriptions

Field	Description
DISX	PWMX Fault Disable Mask Each of the 4 bits of this read/write field is one-to-one associated with the four FAULTx inputs. The PWMX output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of the DISX field. A reset sets all DISX bits.
DISB	PWMB Fault Disable Mask Each of the 4 bits of this read/write field is one-to-one associated with the four FAULTx inputs. The PWMB output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of the DISB field. A reset sets all DISB bits.
DISA	PWMA Fault Disable Mask Each of the 4 bits of this read/write field is one-to-one associated with the four FAULTx inputs. The PWMA output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of the DISA field. A reset sets all DISA bits.

28.3.2.17 Deadtime Count Registers (DTCNT0, DTCNT1)

Deadtime operation is only applicable to complementary channel operation. The 12-bit values written to these registers are in terms of IPBus clock cycles regardless of the setting of PRSC and/or CLK_SEL. Reset sets the deadtime count registers to a default value of 0x0FFF, selecting a deadtime of 4095 IPBus clock cycles. These registers are not byte-accessible.




Figure 28-19. Deadtime Count Register 0 (DTCNT0)




Figure 28-20. Deadtime Count register 1 (DTCNT1)

The DTCNT0 field controls the deadtime during 0 to 1 transitions of the PWMA output (assuming normal polarity). The DTCNT1 field controls the deadtime during 0 to 1 transitions of the complementary PWMB output.

28.3.2.18 Capture Control X Register (CAPTCTRLX)




Figure 28-21. Capture Control X register (CAPTCTRLX)

Table 28-14. CAPTCTRLX field descriptions

Field	Description
CX1CNT	Capture X1 FIFO Word Count This field reflects the number of words in the CVAL1 FIFO.
CX0CNT	Capture X0 FIFO Word Count This field reflects the number of words in the CVAL0 FIFO.
CFXWM	Capture X FIFOs Water Mark This field represents the water mark level for capture X FIFOs. The capture flags, CFX1 and CFX0, are not set until the word count of the corresponding FIFO is greater than this water mark level.
EDGCNTX_EN	Edge Counter X Enable This bit enables the edge counter, which counts rising and falling edges on the PWMX input signal. 0 Edge counter disabled and held in reset. 1 Edge counter enabled.

Table 28-14. CAPTCTRLX field descriptions (continued)

Field	Description
INPSELX	<p>Input Select X</p> <p>This bit selects between the raw PWMX input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.</p> <p>0 Raw PWMX input signal selected as source.</p> <p>1 Output of edge counter/compare selected as source.</p> <p>Note: When INPSELX = 1, the internal edge counter is enabled and the rising and/or falling edges specified by the EDGX0 and EDGX1 fields are ignored. The software must still place a value other than 00 in either or both of the EDGX0 and/or EDGX1 fields in order to enable one or both of the capture registers.</p>
EDGX1	<p>Edge X 1</p> <p>These bits control the input capture 1 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled.</p> <p>01 Capture falling edges.</p> <p>10 Capture rising edges.</p> <p>11 Capture any edge.</p>
EDGX0	<p>Edge X 0</p> <p>These bits control the input capture 0 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled.</p> <p>01 Capture falling edges.</p> <p>10 Capture rising edges.</p> <p>11 Capture any edge.</p>
ONESHOTX	<p>One Shot Mode Aux</p> <p>This bit selects between free running and one shot mode for the input capture circuitry.</p> <p>0 Free running mode is selected</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.</p> <p>If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.</p> <p>1 One shot mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures are performed until the ARMX bit is set again.</p> <p>If only one of the capture circuits is enabled, then a single capture occurs on the enabled capture circuit and the ARMX bit is then cleared.</p>
ARMX	<p>Arm X</p> <p>Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self cleared when in one shot mode and the enabled capture circuit(s) has had a capture event(s).</p> <p>0 Input capture operation is disabled.</p> <p>1 Input capture operation as specified by the EDGX bits is enabled.</p>

28.3.2.19 Capture Compare X Register (CAPTCMPX)



Figure 28-22. Capture Compare X register (CAPTCMPX)

Table 28-15. CAPTCMPX field descriptions

Field	Description
EDGCNTX	Edge Counter X This read-only field contains the edge counter value for the PWMX input capture circuitry.
EDGCMPIX	Edge Compare X This read/write field is the compare value associated with the edge counter for the PWMX input capture circuitry.

28.3.2.20 Capture Value 0 Register (CVAL0)




Figure 28-23. Capture Value 0 register (CVAL0)

This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by the EDGX0 bits. This is actually a 4-deep FIFO and not a single register. This register is not byte-accessible.

28.3.2.21 Capture Value 0 Cycle Register (CVAL0CYC)




Figure 28-24. Capture Value 0 Cycle register (CVAL0CYC)

This read-only register stores the cycle number corresponding to the value captured in CVAL0. The PWM cycle is reset to 0 and is incremented each time the counter is loaded with the INIT value. This is actually a 4 deep FIFO and not a single register.

28.3.2.22 Capture Value 1 Register (CVAL1)




Figure 28-25. Capture Value 1 register (CVAL1)

This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by the EDGX1 bits. This is actually a 4 deep FIFO and not a single register. This register is not byte-accessible.

28.3.2.23 Capture Value 1 Cycle Register (CVAL1CYC)




Figure 28-26. Capture Value 1 Cycle register (CVAL1CYC)

This read-only register stores the cycle number corresponding to the value captured in CVAL1. The PWM cycle is reset to 0 and is incremented each time the counter is loaded with the INIT value. This is actually a 4-deep FIFO and not a single register.

28.3.3 Configuration Registers

28.3.3.1 Output Enable Register (OUTEN)




Figure 28-27. Output Enable register (OUTEN)

The relationship between the fields of OUTEN and the submodules is as follows:

- PWM_x_EN[3] enables/disables submodule 3
- PWM_x_EN[2] enables/disables submodule 2
- PWM_x_EN[1] enables/disables submodule 1
- PWM_x_EN[0] enables/disables submodule 0

Table 28-16. OUTEN field descriptions

Field	Description
PWMA_EN[3:0]	<p>PWMA Output Enables</p> <p>These bits enable the PWMA outputs of each submodule. These bits should be set to 0 (output disabled) when a PWMA pin is being used for input capture.</p> <p>0 PWMA output disabled. 1 PWMA output enabled.</p>
PWMB_EN[3:0]	<p>PWMB Output Enables</p> <p>These bits enable the PWMB outputs of each submodule. These bits should be set to 0 (output disabled) when a PWMB pin is being used for input capture.</p> <p>0 PWMB output disabled. 1 PWMB output enabled.</p>
PWMX_EN[3:0]	<p>PWMX Output Enables</p> <p>These bits enable the PWMX outputs of each submodule. These bits should be set to 0 (output disabled) when a PWMX pin is being used for input capture or deadtime correction.</p> <p>0 PWMX output disabled. 1 PWMX output enabled.</p>

28.3.3.2 Mask Register (MASK)

Address: Base + 0x0142 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	MASKA[3:0]				MASKB[3:0]				MASKX[3:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-28. Mask register (MASK)

The relationship between the fields of MASK and the submodules is as follows:

- MASK_x[3] enables/disables submodule 3
- MASK_x[2] enables/disables submodule 2
- MASK_x[1] enables/disables submodule 1
- MASK_x[0] enables/disables submodule 0

Table 28-17. MASK field descriptions

Field	Description
MASKA[3:0]	<p>PWMA Masks</p> <p>These bits mask the PWMA outputs of each submodule forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWMA output normal. 1 PWMA output masked.</p>
MASKB[3:0]	<p>PWMB Masks</p> <p>These bits mask the PWMB outputs of each submodule forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWMB output normal. 1 PWMB output masked.</p>

Table 28-17. MASK field descriptions (continued)

Field	Description
MASKX[3:0]	<p>PWMX Masks</p> <p>These bits mask the PWMX outputs of each submodule forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWMX output normal.</p> <p>1 PWMX output masked.</p>

NOTE

The MASK_x bits are double buffered and do not take effect until a FORCE_OUT event occurs within the appropriate submodule. Refer to [Figure 28-49](#) to see how FORCE_OUT is generated. Reading the MASK bits reads the buffered value and not necessarily the value currently in effect.

28.3.3.3 Software Controlled Output Register (SWCOUT)

Address: Base + 0x0144

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT
W									23_3	45_3	23_2	45_2	23_1	45_1	23_0	45_0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-29. Software Controlled Output Register (SWCOUT)

Table 28-18. SWCOUT field descriptions

Field	Description
OUT23_3	<p>Software Controlled Output 23_3</p> <p>This bit is only used when SEL23 for submodule 3 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule.</p> <p>0 A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23.</p> <p>1 A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.</p>
OUT45_3	<p>Software Controlled Output 45_3</p> <p>This bit is only used when SEL45 for submodule 3 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule.</p> <p>0 A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45.</p> <p>1 A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.</p>
OUT23_2	<p>Software Controlled Output 23_2</p> <p>This bit is only used when SEL23 for submodule 2 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule.</p> <p>0 A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23.</p> <p>1 A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.</p>
OUT45_2	<p>Software Controlled Output 45_2</p> <p>This bit is only used when SEL45 for submodule 2 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule.</p> <p>0 A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45.</p> <p>1 A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.</p>

Table 28-18. SWCOUT field descriptions (continued)

Field	Description
OUT23_1	Software Controlled Output 23_1 This bit is only used when SEL23 for submodule 1 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule. 0 A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.
OUT45_1	Software Controlled Output 45_1 This bit is only used when SEL45 for submodule 1 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule. 0 A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45. 1 A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.
OUT23_0	Software Controlled Output 23_0 This bit is only used when SEL23 for submodule 0 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule. 0 A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.
OUT45_0	Software Controlled Output B45_0 This bit is only used when SEL45 for submodule 0 is set to 0b10. It allows software to control which signal is supplied to the deadtime generator of that submodule. 0 A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45. 1 A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

NOTE

These bits are double buffered and do not take effect until a FORCE_OUT event occurs within the appropriate submodule. Refer to [Figure 28-49](#) to see how FORCE_OUT is generated. Reading these bits reads the buffered value and not necessarily the value currently in effect.

28.3.3.4 Deadtime Source Select Register (DTSRCSEL)

Address: Base + 0x0146

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SEL23_3		SEL45_3		SEL23_2		SEL45_2		SEL23_1		SEL45_1		SEL23_0		SEL45_0	
W	SEL23_3		SEL45_3		SEL23_2		SEL45_2		SEL23_1		SEL45_1		SEL23_0		SEL45_0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-30. Deadtime Source Select Register (DTSRCSEL)

Table 28-19. DTSRCSEL field descriptions

Field	Description
SEL23_3	<p>PWM23_3 Control Select</p> <p>This field selects possible overrides to the generated PWM23 signal in submodule 3 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM23_3 signal is used by the deadtime logic. 01 Inverted generated PWM23_3 signal is used by the deadtime logic. 10 OUT23_3 bit is used by the deadtime logic. 11 Reserved</p>
SEL45_3	<p>PWM45_3 Control Select</p> <p>This field selects possible overrides to the generated PWM45 signal in submodule 3 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM45_3 signal is used by the deadtime logic. 01 Inverted generated PWM45_3 signal is used by the deadtime logic. 10 OUT45_3 bit is used by the deadtime logic. 11 Reserved</p>
SEL23_2	<p>PWM23_2 Control Select</p> <p>This field selects possible overrides to the generated PWM23 signal in submodule 2 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM23_2 signal is used by the deadtime logic. 01 Inverted generated PWM23_2 signal is used by the deadtime logic. 10 OUT23_2 bit is used by the deadtime logic. 11 Reserved</p>
SEL45_2	<p>PWM45_2 Control Select</p> <p>This field selects possible overrides to the generated PWM45 signal in submodule 2 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM45_2 signal is used by the deadtime logic. 01 Inverted generated PWM45_2 signal is used by the deadtime logic. 10 OUT45_2 bit is used by the deadtime logic. 11 Reserved</p>
SEL23_1	<p>PWM23_1 Control Select</p> <p>This field selects possible overrides to the generated PWM23 signal in submodule 1 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM23_1 signal is used by the deadtime logic. 01 Inverted generated PWM23_1 signal is used by the deadtime logic. 10 OUT23_1 bit is used by the deadtime logic. 11 Reserved</p>
SEL45_1	<p>PWM45_1 Control Select</p> <p>This field selects possible overrides to the generated PWM45 signal in submodule 1 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM45_1 signal is used by the deadtime logic. 01 Inverted generated PWM45_1 signal is used by the deadtime logic. 10 OUT45_1 bit is used by the deadtime logic. 11 Reserved</p>
SEL23_0	<p>PWM23_0 Control Select</p> <p>This field selects possible overrides to the generated PWM23 signal in submodule 0 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM23_0 signal is used by the deadtime logic. 01 Inverted generated PWM23_0 signal is used by the deadtime logic. 10 OUT23_0 bit is used by the deadtime logic. 11 Reserved</p>

Table 28-19. DTSRCSEL field descriptions (continued)

Field	Description
SEL45_0	<p>PWM45_0 Control Select</p> <p>This field selects possible overrides to the generated PWM45 signal in submodule 0 that are passed to the deadtime logic upon the occurrence of a “Force Out” event in that submodule.</p> <p>00 Generated PWM45_0 signal is used by the deadtime logic.</p> <p>01 Inverted generated PWM45_0 signal is used by the deadtime logic.</p> <p>10 OUT45_0 bit is used by the deadtime logic.</p> <p>11 Reserved</p>

NOTE

The deadtime source select bits are double buffered and do not take effect until a FORCE_OUT event occurs within the appropriate submodule. Refer to [Figure 28-49](#) to see how FORCE_OUT is generated. Reading these bits reads the buffered value and not necessarily the value currently in effect.

28.3.3.5 Master Control Register (MCTRL)




Figure 28-31. Master Control Register (MCTRL)

The relationship between the fields of MCTRL and the submodules is as follows:

- *Field*[3] refers to submodule 3
- *Field*[2] refers to submodule 2
- *Field*[1] refers to submodule 1
- *Field*[0] refers to submodule 0

Table 28-20. MCTRL field descriptions

Field	Description
IPOL[3:0]	<p>Current Polarity</p> <p>This buffered read/write bit selects between PWM23 and PWM45 as the source for the generation of the complementary PWM pair output. IPOL is ignored in independent mode.</p> <p>PWM45 (Figure 28-2) generates complementary PWM pairs.</p> <p>PWM23 (Figure 28-2) generates complementary PWM pairs.</p> <p>Note: The IPOL bit does not take effect until a FORCE_OUT event takes place in the appropriate submodule. Reading the IPOL bit reads the buffered value and not necessarily the value currently in effect.</p>

Table 28-20. MCTRL field descriptions (continued)

Field	Description
RUN[3:0]	<p>Run</p> <p>This read/write bit enables the clocks to the PWM generator. When RUN equals zero, the submodule counter is reset. A reset clears RUN.</p> <p>0 Do not load new values. 1 PWM generator enabled.</p> <p>Note: For proper initialization of the LDOK and RUN bits, see Section 28.4.4.5, Initialization.</p>
CLDOK[3:0]	<p>Clear Load Okay</p> <p>This write-only bit clears the LDOK bit. Write a 1 to this location to clear the corresponding LDOK. If a reload occurs with LDOK set at the same time that CLDOK is written, then the reload is not performed and LDOK is cleared. This bit is self-clearing and always reads as a 0.</p>
LDOK[3:0]	<p>Load Okay</p> <p>This read/set bit loads the PRSC bits of CTRL1 and the INIT, and VALx registers into a set of buffers. The buffered prescaler divisor, submodule counter modulus value, and PWM pulse width take effect at the next PWM reload. Set LDOK by reading it when it is logic zero and then writing a logic one to it. The VALx, INIT, and PRSC fields cannot be written while LDOK is set. LDOK is automatically cleared after the new values are loaded, or can be manually cleared before a reload by writing a logic 1 to CLDOK. This bit cannot be written with a zero. LDOK can be set in DMA mode when the DMA indicates that it has completed the update of all PRSC, INIT, and VALx fields. Reset clears LDOK.</p> <p>0 Do not load new values. 1 Load prescaler, modulus, and PWM values.</p> <p>Note: For proper initialization of the LDOK and RUN bits, see Section 28.4.4.5, Initialization.</p>

28.3.4 Fault Channel Registers

28.3.4.1 Fault Control Register (FCTRL)




Figure 28-32. Fault Control Register (FCTRL)

Table 28-21. FCTRL field descriptions

Field	Description
FLVL	<p>Fault Level</p> <p>These read/write bits select the active logic level of the individual fault inputs. A reset clears FLVL.</p> <p>0 A logic 0 on the fault input indicates a fault condition. 1 A logic 1 on the fault input indicates a fault condition.</p>

Table 28-21. FCTRL field descriptions (continued)

Field	Description
FAUTO	Automatic Fault Clearing These read/write bits select automatic or manual clearing of faults. A reset clears FAUTO. 0 Manual fault clearing. PWM outputs disabled by this fault are not enabled until the FFLAGx bit is clear at the start of a half cycle. This is further controlled by the FSAFE bits. 1 Automatic fault clearing. PWM outputs disabled by this fault are enabled when the FFPINx bit is clear at the start of a half cycle without regard to the state of FFLAGx bit.
FSAFE	Fault Safety Mode These read/write bits select the safety mode during manual fault clearing. A reset clears FSAFE. 0 Normal mode. PWM outputs disabled by this fault are not enabled until the FFLAGx bit is clear at the start of a half cycle without regard to the state of the FFPINx bit. The PWM outputs disabled by this fault input are not re-enabled until the actual FAULTx input signal deasserts since the fault input combinationally disables the PWM outputs (as programmed in DISMAP). 1 Safe mode. PWM outputs disabled by this fault are not enabled until the FFLAGx bit is clear and the FFPINx bit is clear at the start of a half cycle. Note: The FFPINx bit may indicate a fault condition still exists even though the actual fault signal at the FAULTx pin is clear due to the fault filter latency.
FIE	Fault Interrupt Enables This read/write bit enables CPU interrupt requests generated by the FAULTx pins. A reset clears FIE. 0 FAULTx CPU interrupt requests disabled. 1 FAULTx CPU interrupt requests enabled. Note: The fault protection circuit is independent of the FIEx bit and is always active. If a fault is detected, the PWM outputs are disabled according to the disable mapping register.

28.3.4.2 Fault Status Register (FSTS)

Address: Base + 0x014E

Access: User read/write




Figure 28-33. Fault Status Register (FSTS)

Table 28-22. FSTS field descriptions

Field	Description
FTEST	Fault Test These read/write bits simulate a fault condition. Setting this bit causes a simulated fault to be sent into all of the fault filters. The condition propagates to the fault flags and possibly the PWM outputs depending on the DISMAP settings. Clearing this bit removes the simulated fault condition. 0 No fault. 1 Cause a simulated fault.
FFPIN	Filtered Fault Pins These read-only bits reflect the current state of the filtered FAULTx pins converted to high polarity. A logic 1 indicates a fault condition exists on the filtered FAULTx pin. A reset has no effect on FFPIN.

Table 28-22. FSTS field descriptions (continued)

Field	Description
FFLAG	<p>Fault Flags</p> <p>These read-only flags are set within 2 CPU cycles after a transition to active on the FAULTx pin. Clear FFLAGx by writing a logic one to it. A reset clears FFLAG.</p> <p>0 No fault on the FAULTx pin. 1 Fault on the FAULTx pin.</p> <p>Note: The FFLAG[3:0] flags are set out of reset. They should be cleared before enabling the Fault Control feature.</p>

28.3.4.3 Fault Filter Register (FFILT)




Figure 28-34. Fault Filter Register (FFILT)

The settings in this register are shared among each of the fault input filters.

Table 28-23. FFILT field descriptions

Field	Description
GSTR	<p>Fault Glitch Stretch Enable</p> <p>This bit enables the fault glitch stretching logic. This logic ensures that narrow fault glitches are stretched to be at least 2 IPBus clock cycles wide. In some cases a narrow fault input can cause problems due to the short PWM output shutdown/re-activation time. The stretching logic ensures that a glitch on the fault input, when the fault filter is disabled, is registered in the fault flags.</p> <p>0 Fault input glitch stretching is disabled. 1 Input fault signals are stretched to at least 2 IPBus clock cycles.</p>
FILT_CNT	<p>Fault Filter Count</p> <p>These bits represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. A value of 0 represents 3 samples. A value of 7 represents 10 samples. The value of FILT_CNT affects the input latency as described in Section 28.3.4.3.1, Input filter considerations.</p>
FILT_PER	<p>Fault Filter Period</p> <p>These bits represent the sampling period (in IPBus clock cycles) of the fault pin input filter. Each input is sampled multiple times at the rate specified by FILT_PER. If FILT_PER is 0x00 (default), then the input filter is bypassed. The value of FILT_PER affects the input latency as described in Section 28.3.4.3.1, Input filter considerations.</p>

28.3.4.3.1 Input filter considerations

The FILT_PER value should be set such that the sampling period is larger than the period of the expected noise. This way a noise spike only corrupts one sample. The FILT_CNT value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the FILT_CNT + 3 power.

The values of `FILT_PER` and `FILT_CNT` must also be traded off against the desire for minimal latency in recognizing input transitions. Turning on the input filter (setting `FILT_PER` to a non-zero value) introduces a latency of $((\text{FILT_CNT} + 4) \times \text{FILT_PER} \times \text{IPBus clock period})$. Note that even when the filter is enabled, there is a combinational path to disable the PWM outputs. This is to ensure rapid response to fault conditions and also to ensure fault response if the PWM module loses its clock. The latency induced by the filter is seen in the time to set the `FFLAG` and `FFPIN` bits of the `FSTS` register.

28.4 Functional description

28.4.1 Block diagram

A block diagram of the PWM is shown in [Figure 28-1](#).

28.4.2 PWM capabilities

This section describes some capabilities of the PWM module.

28.4.2.1 Center aligned PWMs

Each submodule has its own timer that is capable of generating PWM signals on two output pins. The edges of each of these signals are controlled independently as shown in [Figure 28-35](#).




Figure 28-35. Center aligned example

The submodule timers only count in the up direction and then reset to the `INIT` value. Instead of having a single value that determines pulse width, there are two values that must be specified: the turn on edge and

the turn off edge. This double action edge generation not only gives the user control over the pulse width, but over the relative alignment of the signal as well. As a result, there is no need to support separate PWM alignment modes since the PWM alignment mode is inherently a function of the turn on and turn off edge values.

Figure 28-35 also illustrates an additional enhancement to the PWM generation process. When the counter resets, it is reloaded with a user-specified value, which may or may not be zero. If the value chosen is the 2's complement of the modulus value, then the PWM generator operates in “signed” mode. This means that if each PWM’s turn on and turn off edge values are also the same number but only different in their sign, the “on” portion of the output signal is centered around a count value of zero. Therefore, only one PWM value needs to be calculated in software and then this value and its negative are provided to the submodule as the turn off and turn on edges respectively. This technique results in a pulse width that always consists of an odd number of timer counts. If all PWM signal edge calculations follow this same convention, then the signals are center-aligned with respect to each other, which is the goal. Of course, center alignment between the signals is not restricted to symmetry around the zero count value, as any other number would also work. However, centering on zero provides the greatest range in signed mode and also simplifies the calculations.

28.4.2.2 Edge aligned PWMs

When the turn on edge for each pulse is specified to be the INIT value, then edge aligned operation results, as illustrated in Figure 28-36. Therefore, only the turn off edge value needs to be periodically updated to change the pulse width.




Figure 28-36. Edge aligned example (INIT=VAL2=VAL4)

With edge aligned PWMs, another example of the benefits of signed mode can be seen. A common way to drive an H-bridge is to use a technique called “bipolar” PWMs where a 50% duty cycle results in zero volts on the load. Duty cycles less than 50% result in negative load voltages and duty cycles greater than 50% generate positive load voltages. If the module is set to signed mode operation (the INIT and VAL1 values are the same number with opposite signs), then there is a direct proportionality between the PWM turn off edge value and the motor voltage, INCLUDING the sign. So once again, signed mode of operation simplifies the software interface to the PWM module since no offset calculations are required to translate the output variable control algorithm to the voltage on an H-Bridge load.

28.4.2.3 Phase shifted PWMs

In the previous sections, the benefits of signed mode of operation were discussed in the context of simplifying the required software calculations by eliminating the requirement to bias up signed variables before applying them to the module. However, if numerical biases ARE applied to the turn on and turn off edges of different PWM signal, the signals are phase shifted with respect to each other, as illustrated in [Figure 28-37](#). This results in certain advantages when applied to a power stage. For example, when operating a multi-phase inverter at a low modulation index, all of the PWM switching edges from the different phases occur at nearly the same time. This can be troublesome from a noise standpoint, especially if ADC readings of the inverter must be scheduled near those times. Phase shifting the PWM signals can open up timing windows between the switching edges to allow a signal to be sampled by the ADC. However, phase shifting does NOT affect the duty cycle so average load voltage is not affected.




Figure 28-37. Phase shifted outputs example

An additional benefit of phase shifted PWMs can be seen in [Figure 28-38](#). In this case, an H-Bridge circuit is driven by 4 PWM signals to control the voltage waveform on the primary of a transformer. Both left and

right side PWMs are configured to always generate a square wave with 50% duty cycle. This works out nicely for the H-Bridge since no narrow pulse widths are generated reducing the high frequency switching requirements of the transistors. Notice that the square wave on the right side of the H-Bridge is phase shifted compared to the left side of the H-Bridge. As a result, the transformer primary sees the bottom waveform across its terminals. The RMS value of this waveform is directly controlled by the amount of phase shift of the square waves. Regardless of the phase shift, no DC component appears in the load voltage as long as the duty cycle of each square wave remains at 50% making this technique ideally suited for transformer loads. As a result, this topology is frequently used in industrial welders to adjust the amount of energy delivered to the weld arc.




Figure 28-38. Phase shifted PWMs applied to a transformer primary

28.4.2.4 Double switching PWMs

Double switching PWM output is supported to aid in single shunt current measurement and three phase reconstruction. This method support two independent rising edges and two independent falling edges per PWM cycle. The VAL2 and VAL3 registers are used to generate the even channel (labelled as PWMA in the figure) while VAL4 and VAL5 are used to generate the odd channel. The two channels are combined using XOR logic (see Figure 28-49) as shown in Figure 28-39. The DBLPWM signal can be run through the deadtime insertion logic.




Figure 28-39. Double switching output example

28.4.2.5 ADC Triggering

In cases where the timing of the ADC triggering is critical, it must be scheduled as a hardware event instead of software activated. With this PWM module, multiple ADC triggers can be generated in hardware per PWM cycle without the requirement of another timer module. [Figure 28-40](#) shows how this is accomplished. When specifying complementary mode of operation, only two edge comparators are required to generate the output PWM signals for a given submodule. This means that the other comparators are free to perform other functions. In this example, the software doesn't have to quickly respond after the first conversion to set up other conversions that must occur in the same PWM cycle.




Figure 28-40. Multiple output trigger generation in hardware

Since each submodule has its own timer, it is possible for each submodule to run at a different frequency. One of the options possible with this PWM module is to have one or more submodules running at a lower frequency, but still synchronized to the timer in submodule0. [Figure 28-41](#) shows how this feature can be used to schedule ADC triggers over multiple PWM cycles. A suggested use for this configuration would be to use the lower frequency submodule to control the sampling frequency of the software control algorithm where multiple ADC triggers can now be scheduled over the entire sampling period. In [Figure 28-41](#), ALL submodule comparators are shown being used for ADC trigger generation.




Figure 28-41. Multiple output triggers over several PWM cycles

28.4.2.6 Enhanced capture capabilities (E-Capture)

When a PWM pin is not being used for PWM generation, it can be used to perform input captures. Recall that for PWM generation BOTH edges of the PWM signal are specified via separate compare register values. When programmed for input capture, both of these registers work on the same pin to capture multiple edges, toggling from one to the other in either a free-running or one-shot fashion. By programming the desired edge of each capture circuit, period and pulse width of an input signal can be measured without the requirement to re-arm the circuit. In addition, each edge of the input signal can clock an 8-bit counter where the counter output is compared to a user-specified value (EDGCMP). When the counter output equals EDGCMP, the value of the submodule timer is captured and the counter is automatically reset. This feature allows the module to count a specified number of edge events and then perform a capture and interrupt. [Figure 28-42](#) illustrates some of the functionality of the E-Capture circuit.




Figure 28-42. Capture capabilities of the E-Capture circuit

When a submodule is being used for PWM generation, its timer counts up to the modulus value used to specify the PWM frequency and then is re-initialized. Therefore, using this timer for input captures on one of the other pins (e.g, PWMX) has limited utility since it does not count through all of the numbers and the timer reset represents a discontinuity in the 16-bit number range. However, when measuring a signal that is synchronous to the PWM frequency, the timer modulus range is perfectly suited for the application. As an example, consider [Figure 28-43](#). In this application the output of a PWM power stage is connected to the PWMX pin that is configured for free-running input captures. Specifically, the CVAL0 capture circuitry is programmed for rising edges and the CVAL1 capture circuitry is set for falling edges. This results in new load pulse width data being acquired every PWM cycle. To calculate the pulse width, subtract the CVAL0 register value from the CVAL1 register value. This measurement is extremely beneficial when performing dead-time distortion correction on a half bridge circuit driving an inductive load. Also, these values can be directly compared to the VALx registers responsible for generating the PWM outputs to obtain a measurement of system propagation delays.




Figure 28-43. Output pulse width measurement possible with the E-Capture circuit

28.4.2.7 Synchronous switching of multiple outputs

Before the PWM signals are routed to the output pins, they are processed by a hardware block that permits all submodule outputs to be switched synchronously. This feature can be extremely useful in commutated motor applications where the next commutation state can be laid in ahead of time and then immediately switched to the outputs when the appropriate condition or time is reached. Not only do all the changes occur synchronously on all submodule outputs, but they occur IMMEDIATELY after the trigger event occurs eliminating any interrupt latency.

The synchronous output switching is accomplished via a signal called FORCE_OUT. This signal originates from the local FORCE bit within the submodule, from submodule0, or from external to the PWM module and, in most cases, is supplied from an external timer channel configured for output compare. In a typical application, software sets up the desired states of the output pins in preparation for the next FORCE_OUT event. This selection lays dormant until the FORCE_OUT signal transitions and then all outputs are switched simultaneously. The signal switching is performed upstream from the deadtime generator so that any abrupt changes that might occur do not violate deadtime on the power stage when in complementary mode.

Figure 28-44 shows a popular application that can benefit from this feature. On a brushless DC motor it is desirable on many cases to spin the motor without need of hall-effect sensor feedback. Instead, the back EMF of the motor phases is monitored and this information is used to schedule the next commutation event. The top waveforms of Figure 28-44 are a simplistic representation of these back EMF signals. Timer

compare events (represented by the long vertical lines in the diagram) are scheduled based on the zero crossings of the back-EMF waveforms. The PWM module is configured via software ahead of time with the next state of the PWM pins in anticipation of the compare event. When it happens, the output compare of the timer drives the FORCE_OUT signal, which immediately changes the state of the PWM pins to the next commutation state with no software latency.




Figure 28-44. Sensorless BLDC commutation using the force out function

28.4.3 Functional details

This section describes the implementation of various sections of the PWM in greater detail.

28.4.3.1 PWM clocking

Figure 28-45 shows the logic used to generate the main counter clock. Each submodule can select between three clock signals: the IPBus clock, EXT_CLK, and AUX_CLK. The EXT_CLK is generated by an

on-chip resource such as a Timer module and goes to all of the submodules. The AUX_CLK signal is broadcast from submodule0 and can be selected as the clock source by other submodules so that the 8-bit prescaler and RUN bit from submodule0 can control all of the submodules. When AUX_CLK is selected as the source for the submodule clock, the RUN bit from submodule0 is used instead of the local RUN bit from this submodule.




Figure 28-45. Clocking block diagram for each PWM submodule

To permit lower PWM frequencies, the prescaler produces the PWM clock frequency by dividing the IPBus clock frequency by 1-128. The prescaler bits, PRSC, in the control register (CTRL1), select the prescaler divisor. This prescaler is buffered and is not used by the PWM generator until the LDOK bit is set and a new PWM reload cycle begins or LDMOD is set.

28.4.3.2 Register reload logic

The register reload logic determines when the outer set of registers for all double buffered register pairs are transferred to the inner set of registers. The register reload event can be scheduled to occur every *n* PWM cycles using the LDFQ bits and the FULL bit. A half cycle reload option is also supported (HALF) where the reload can take place in the middle of a PWM cycle. The half cycle point is defined by the VAL0 register and does not have to be exactly in the middle of the PWM cycle.

As illustrated in [Figure 28-46](#) the reload signal from submodule0 can be broadcast as the Master Reload signal allowing the reload logic from submodule0 to control the reload of registers in other submodules.




Figure 28-46. Register reload logic

28.4.3.3 Counter synchronization

Referring to [Figure 28-47](#), the 16-bit counter counts up until its output equals VAL1, which specifies the counter modulus value. The resulting compare causes a rising edge to occur on the Local Sync signal, which is one of four possible sources used to cause the 16-bit counter to be initialized with INIT. If Local Sync is selected as the counter initialization signal, then VAL1 within the submodule effectively controls the timer period (and thus the PWM frequency generated by that submodule) and everything works on a local level.




Figure 28-47. Submodule timer synchronization

The Master Sync signal originates as the Local Sync from submodule0. If configured to do so, the timer period of any submodule can be locked to the period of the timer in submodule0. The VAL1 register and associated comparator of the other submodules can then be freed up for other functions such as PWM generation, input captures, output compares, or output triggers.

The EXT_SYNC signal originates on chip or off chip depending on the system architecture. This signal may be selected as the source for counter initialization so that an external source can control the period of all submodules.

If the Master Reload signal is selected as the source for counter initialization, then the period of the counter is locked to the register reload frequency of submodule0. Since the reload frequency is usually commensurate to the sampling frequency of the software control algorithm, the submodule counter period therefore equals the sampling period. As a result, this timer can be used to generate output compares or output triggers over the entire sampling period, which may consist of several PWM cycles. The Master Reload signal can only originate from submodule0.

The counter can optionally initialize upon the assertion of the FORCE_OUT signal assuming that the FORCE_EN bit is set. As indicated by [Figure 28-47](#), this constitutes a second init input into the counter, which causes the counter to initialize regardless of which signal is selected as the counter init signal. The

FORCE_OUT signal is provided mainly for commutated applications. When PWM signals are commutated on an inverter controlling a brushless DC motor, it is necessary to restart the PWM cycle at the beginning of the commutation interval. This action effectively resynchronizes the PWM waveform to the commutation timing. Otherwise, the average voltage applied to a motor winding integrated over the entire commutation interval is a function of the timing between the asynchronous commutation event with respect to the PWM cycle. The effect is more critical at higher motor speeds where each commutation interval may consist of only a few PWM cycles. If the counter is not initialized at the start of each commutation interval, the result is an oscillation caused by the beating between the PWM frequency and the commutation frequency.

28.4.3.4 PWM generation

Figure 28-48 illustrates how PWM generation is accomplished in each submodule. In each case, two comparators and associated VAL_x registers are utilized for each PWM output signal. One comparator and VAL_x register is used to control the turn on edge while a second comparator and VAL_x register control the turn off edge.




Figure 28-48. PWM generation hardware

The generation of the Local Sync signal is performed exactly the same way as the other PWM signals in the submodule. While comparator 0 causes a rising edge of the Local Sync signal, comparator 1 generates a falling edge. Comparator 1 is also hardwired to the reload logic to generate the half cycle reload indicator.

If VAL1 is controlling the modulus of the counter and VAL0 is half of the VAL1 register minus the INIT value, then the half cycle reload pulse occurs exactly half way through the timer count period, and the Local Sync has a 50% duty cycle. On the other hand, if the VAL1 and VAL0 registers are not required for register reloading or counter initialization, they can be used to modulate the duty cycle of the Local Sync signal effectively turning it into an auxiliary PWM signal (PWMX) assuming that the PWMX pin is not being used for another function such as input capture or deadtime distortion correction. Including the Local Sync signal, each submodule is capable of generating 3 PWM signals where software has complete control over each edge of each of the signals.

If the comparators and edge value registers are not required for PWM generation, they can also be used for other functions such as output compares, generating output triggers, or generating interrupts at timed intervals.

The 16-bit comparators shown in [Figure 28-48](#) are “equal to or greater than” not just “equal to” comparators. In addition, if both the set and reset of the flip-flop are both asserted, then the flop output goes to 0.

28.4.3.5 Output compare capabilities

By using the VALx registers in conjunction with the submodule timer and 16-bit comparators, buffered output compare functionality can be achieved with no additional hardware required. Specifically, the following output compare functions are possible:

- An output compare sets the output high
- An output compare sets the output low
- An output compare generates an interrupt
- An output compare generates an output trigger

Referring again to [Figure 28-48](#), an output compare is initiated by programming a VALx register for a timer compare, which in turn causes the output of the D flip-flop to either set or reset. For example, if an output compare is desired on the PWMA signal that sets it high, VAL2 would be programmed with the counter value where the output compare should take place. However, to prevent the D flip-flop from being reset again after the compare has occurred, the VAL3 register must be programmed to a value outside of the modulus range of the counter. Therefore, a compare that would result in resetting the D flip-flop output would never occur. Conversely, if an output compare is desired on the PWMA signal that sets it low, the VAL3 register is programmed with the appropriate count value and the VAL2 register is programmed with a value outside the counter modulus range. Regardless of whether a high compare or low compare is programmed, an interrupt or output trigger can be generated when the compare event occurs.

28.4.3.6 Force out logic

For each submodule software can select between seven signal sources for the FORCE_OUT signal: the local FORCE bit, the Master Force signal from submodule0, the local Reload signal, the Master Reload signal from submodule0, the Local Sync signal, the Master Sync signal from submodule0, or the

EXT_FORCE signal from on or off chip depending on the chip architecture. The local signals are used when the user wants to change the signals on the output pins of the submodule without regard for synchronization with other submodules. However, if it is required that all signals on all submodule outputs change at the same time, the Master signals or EXT_FORCE signal should be selected.

Figure 28-49 illustrates the Force logic. The SEL23 and SEL45 fields each choose from one of three signals that can be supplied to the submodule outputs: the PWM signal, the inverted PWM signal, or a binary level specified by software via the OUT23 and OUT45 bits. The selection can be determined ahead of time and, when a FORCE_OUT event occurs, these values are presented to the signal selection mux, which immediately switches the requested signal to the output of the mux for further processing downstream.




Figure 28-49. Force out logic

The local FORCE signal of submodule0 can be broadcast as the Master Force signal to other submodules. This feature allows the local FORCE bit of submodule0 to synchronously update all of the submodule outputs at the same time. The EXT_FORCE signal originates from outside the PWM module from a source such as a timer or digital comparators in the Analog-to-Digital Converter.

28.4.3.7 Independent or complementary channel operation

Writing a logic one to the INDEP bit of the CNFG register configures the pair of PWM outputs as two independent PWM channels. Each PWM output is controlled by its own VALx pair operating independently of the other output.

Writing a logic zero to the INDEP bit configures the PWM output as a pair of complementary channels. The PWM pins are paired as shown in [Figure 28-50](#) in complementary channel operation. The IPOL bit determines which signal (PWM23 or PWM45) is connected to the output pin.




Figure 28-50. Complementary channel pair

The complementary channel operation is for driving top and bottom transistors in a motor drive circuit, such as the one in [Figure 28-51](#).




Figure 28-51. Typical 3-phase AC motor drive

Complementary operation allows the use of the deadtime insertion feature.

28.4.3.8 Deadtime insertion logic

[Figure 28-52](#) shows the deadtime insertion logic of each submodule, which creates non-overlapping complementary signals when not in independent mode.




Figure 28-52. Deadtime insertion and fine control logic

While in the complementary mode, a PWM pair can be used to drive top/bottom transistors, as shown in [Figure 28-52](#). When the top PWM channel is active, the bottom PWM channel is inactive, and vice versa.

NOTE

To avoid short circuiting the DC bus and endangering the transistor, there must be no overlap of conducting intervals between top and bottom transistor. But the transistor's characteristics may make its switching-off time longer than switching-on time. To avoid the conducting overlap of top and bottom transistors, deadtime needs to be inserted in the switching period. As illustrated in [Figure 28-53](#)

The deadtime generators automatically insert software-selectable activation delays into the pair of PWM outputs. The deadtime registers (DTCNT0 and DTCNT1) specify the number of IPBus clock cycles to use for deadtime delay. Every time the deadtime generator inputs change state, deadtime is inserted. Deadtime forces both PWM outputs in the pair to the inactive state.

When deadtime is inserted in complementary PWM signals connected to an inverter driving an inductive load, the PWM waveform on the inverter output has a different duty cycle than what appears on the output pins of the PWM module. This results in a distortion in the voltage applied to the load. A method of correcting this, adding to or subtracting from the PWM value used, is discussed next.




Figure 28-53. Deadtime insertion

28.4.3.8.1 Top/bottom correction

In complementary mode, either the top or the bottom transistor controls the output voltage. However, deadtime has to be inserted to avoid overlap of conducting interval between the top and bottom transistor. Both transistors in complementary mode are off during deadtime, allowing the output voltage to be determined by the current status of load and introduce distortion in the output voltage. See [Figure 28-54](#). On AC induction motors running open-loop, the distortion typically manifests itself as poor low-speed performance, such as torque ripple and rough operation.




Figure 28-54. Deadtime distortion

During deadtime, load inductance distorts output voltage by keeping current flowing through the diodes. This deadtime current flow creates a load voltage that varies with current direction. With a positive current flow, the load voltage during deadtime is equal to the bottom supply, putting the top transistor in control. With a negative current flow, the load voltage during deadtime is equal to the top supply putting the bottom transistor in control.

Remembering that the original PWM pulse widths were shortened by deadtime insertion, the averaged sinusoidal output is less than the desired value. However, when deadtime is inserted, it creates a distortion in the motor current waveform. This distortion is aggravated by dissimilar turn-on and turn-off delays of each of the transistors. By giving the PWM module information on which transistor is controlling at a given time, this distortion can be corrected.

For a typical circuit in complementary channel operation, only one of the transistors is effective in controlling the output voltage at any given time. This depends on the direction of the motor current for that transistor pair. See [Figure 28-54](#). To correct distortion, one of two different factors must be added to the desired PWM value, depending on whether the top or bottom transistor is controlling the output voltage. Therefore, the software is responsible for calculating both compensated PWM values prior to placing them in the VALx registers. Either the VAL2/VAL3 or the VAL4/VAL5 register pair controls the pulse width at any given time. For a given PWM pair, whether the VAL2/VAL3 or VAL4/VAL5 pair is active depends on either:

- The state of the current status pin, PWMx, for that driver
- The state of the odd/even correction bit, IPOL, for that driver

To correct deadtime distortion, software can decrease or increase the value in the appropriate VALx register.

- In edge-aligned operation, decreasing or increasing the PWM value by a correction value equal to the deadtime typically compensates for deadtime distortion.

- In center-aligned operation, decreasing or increasing the PWM value by a correction value equal to one-half the deadtime typically compensates for deadtime distortion.

28.4.3.8.2 Manual correction

To detect the current status, the voltage on each PWMx pin is sampled twice in a PWM period, at the end of each deadtime. The value is stored in the DTx bits in the CTRL1 register. The DTx bits are a timing marker especially indicating when to toggle between PWM value registers. Software can then set the IPOL bit to switch between VAL2/VAL3 and VAL4/VAL5 register pairs according to DTx values.




Figure 28-55. Current-status sense scheme for deadtime correction

Both D flip-flops latch low, $DT0 = 0$, $DT1 = 0$, during deadtime periods if current is large and flowing out of the complementary circuit. See [Figure 28-55](#). Both D flip-flops latch the high, $DT0 = 1$, $DT1 = 1$, during deadtime periods if current is also large and flowing into the complementary circuit.

However, under low-current, the output voltage of the complementary circuit during deadtime is somewhere between the high and low levels. The current cannot free-wheel through the opposition anti-body diode, regardless of polarity, giving additional distortion when the current crosses zero. Sampled results will be $DT0 = 0$ and $DT1 = 1$. Thus, the best time to change one PWM value register to another is just before the current zero crossing.




Figure 28-56. Output voltage waveforms

28.4.3.9 Output logic

Figure 28-57 shows the output logic of each submodule including how each PWM output has individual fault disabling, polarity control, and output enable. This allows for maximum flexibility when interfacing to the external circuitry.

The PWM23 and PWM45 signals that are output from the deadtime logic in Figure 28-57 are positive true signals. In other words, a high level on these signals should result in the corresponding transistor in the PWM inverter being turned ON. The voltage level required at the PWM output pin to turn the transistor ON or OFF is a function of the logic between the pin and the transistor. Therefore, it is imperative that the user program the POLA and POLB bits before enabling the output pins. A fault condition can result in the PWM output being tristated, forced to a logic 1, or forced to a logic 0 depending on the values programmed into the PWMxFS fields.




Figure 28-57. Output logic section

28.4.3.10 E-Capture

Commensurate with the idea of controlling both edges of an output signal, the Enhanced Capture (E-Capture) logic is designed to measure both edges of an input signal. As a result, when a submodule pin is configured for input capture, the $CVALx$ registers associated with that pin are used to record the edge values.

Figure 28-58 illustrates the block diagram of the E-Capture circuit. Upon entering the pin input, the signal is split into two paths. One goes straight to a mux input where software can select to pass the signal directly to the capture logic for processing. The other path connects the signal to an 8-bit counter that counts both the rising and falling edges of the signal. The output of this counter is compared to an 8-bit value that is specified by the user ($EDGCMPx$) and when the two values are equal, the comparator generates a pulse that resets the counter. This pulse is also supplied to the mux input where software can select it to be processed by the capture logic. This feature permits the E-Capture circuit to count up to 256 edge events before initiating a capture event. This feature is useful for dividing down high frequency signals for capture processing so that capture interrupts don't overwhelm the CPU. Also, this feature can be used to generate an interrupt after n events have been counted.




Figure 28-58. Enhanced capture (E-Capture) logic

Based on the mode selection, the mux selects either the pin input or the compare output from the count/compare circuit to be processed by the capture logic. The selected signal is routed to two separate capture circuits that work in tandem to capture sequential edges of the signal. The type of edge to be captured by each circuit is determined by the EDGx1 and EDGx0 bits whose functionality is listed in [Figure 28-58](#). Also, controlling the operation of the capture circuits is the arming logic, which allows captures to be performed in a free-running (continuous) or one-shot fashion. In free-running mode, the capture sequences are performed indefinitely. If both capture circuits are enabled, they work together in a ping-pong style where a capture event from one circuit leads to the arming of the other and vice versa. In one-shot mode, only one capture sequence is performed. If both capture circuits are enabled, capture circuit 0 is first armed and when a capture event occurs, capture circuit 1 is armed. Once the second capture occurs, further captures are disabled until another capture sequence is initiated. Both capture circuits are also capable of generating an interrupt to the CPU.

28.4.3.11 Fault protection

Fault protection can control any combination of PWM output pins. Faults are generated by a logic one on any of the FAULTx pins. This polarity can be changed via the FLVL bits. Each FAULTx pin can be mapped arbitrarily to any of the PWM outputs. When fault protection hardware disables PWM outputs, the PWM generator continues to run, only the output pins are forced to logic 0, logic 1, or tristated depending the values of the PWMxFS bits.

The fault decoder disables PWM pins selected by the fault logic and the disable mapping register (DISMAP). See [Figure 28-59](#) for an example of the fault disable logic. Each bank of bits in DISMAP control the mapping for a single PWM pin. Refer to [Table 28-24](#).

The fault protection is enabled even when the PWM module is not enabled; therefore, a fault is latched in and must be cleared in order to prevent an interrupt when the PWM is enabled.




Figure 28-59. Fault decoder for PWMA

Table 28-24. Fault mapping

PWM Pin	Controlling Register Bits
PWMA	DISA[3:0]
PWMB	DISB[3:0]
PWMX	DISX[3:0]

28.4.3.11.1 Fault pin filter

Each fault pin has a programmable filter that can be bypassed. The sampling period of the filter can be adjusted with the `FILT_PER` field of the `FFILTx` register. The number of consecutive samples that must agree before an input transition is recognized can be adjusted using the `FILT_CNT` field of the same register. Setting `FILT_PER` to all 0 disables the input filter for a given `FAULTx` pin.

Upon detecting a logic 0 on the filtered `FAULTx` pin (or a logic 1 if `FLVLx` is set), the corresponding `FFPINx` and fault flag, `FFLAGx`, bits are set. The `FFPINx` bit remains set as long as the filtered `FAULTx` pin is zero. Clear `FFLAGx` by writing a logic 1 to `FFLAGx`.

If the `FIEx`, `FAULTx` pin interrupt enable bit is set, the `FFLAGx` flag generates a CPU interrupt request. The interrupt request latch remains set until:

- Software clears the `FFLAGx` flag by writing a logic one to the bit

- Software clears the FIE_x bit by writing a logic zero to it
- A reset occurs

Even with the filter enabled, there is a combinational path from the FAULT_x inputs to the PWM pins. This logic is also capable of holding a fault condition in the event of loss of clock to the PWM module.

28.4.3.11.2 Automatic fault clearing

Setting an automatic clearing mode bit, FAUTO_x, configures faults from the FAULT_x pin for automatic clearing.

When FAUTO_x is set, disabled PWM pins are enabled when the FAULT_x pin returns to logic one and a new PWM full or half cycle begins. See [Figure 28-60](#). If FFULL_x is set, then the disabled PWM pins are enabled only at the start of a full cycle and not at the half cycle. Clearing the FFLAG_x flag does not affect disabled PWM pins when FAUTO_x is set.




Figure 28-60. Automatic fault clearing

28.4.3.11.3 Manual fault clearing

Clearing the automatic clearing mode bit, FAUTO_x, configures faults from the FAULT_x pin for manual clearing:

- If the fault safety mode bits, FSAFE_x, are clear, then PWM pins disabled by the FAULT_x pins are enabled when:
 - Software clears the corresponding FFLAG_x flag
 - The pins are enabled when the next PWM full or half cycle begins regardless of the logic level detected by the filter at the FAULT_x pin. See [Figure 28-61](#). If FFULL_x is set, then the disabled PWM pins are enabled only at the start of a full cycle and not at the half cycle.
- If the fault safety mode bits, FSAFE_x, are set, then PWM pins disabled by the FAULT_x pins are enabled when:
 - Software clears the corresponding FFLAG_x flag
 - The filter detects a logic one on the FAULT_x pin at the start of the next PWM full or half cycle boundary. See [Figure 28-62](#). If FFULL_x is set, then the disabled PWM pins are enabled only at the start of a full cycle and not at the half cycle.




Figure 28-61. Manual fault clearing (FSAFE = 0)




Figure 28-62. Manual fault clearing (FSAFE = 1)

NOTE

Fault protection also applies during software output control when the SEL23 and SEL45 fields are set to select OUT23 and OUT45 bits. Fault clearing still occurs at half PWM cycle boundaries while the PWM generator is engaged, RUN equals one. But the OUTx bits can control the PWM pins while the PWM generator is off, RUN equals zero. Thus, fault clearing occurs at IPBus cycles while the PWM generator is off and at the start of PWM cycles when the generator is engaged.

28.4.3.11.4 Fault testing

The FTEST bit simulates a fault condition on each of the fault inputs.

28.4.4 PWM generator loading

28.4.4.1 Load enable

The LDOK bit enables loading of the following PWM generator parameters:

- The prescaler divisor—from the PRSC bits in the CTRL1 register
- The PWM period and pulse width—from the INIT and VALx registers

LDOK allows software to finish calculating all of these PWM parameters so they can be synchronously updated. The PSRC, INIT, and VAL_x registers are loaded by software into a set of outer buffers. When LDOK is set, these values are transferred to an inner set of registers at the beginning of the next PWM reload cycle to be used by the PWM generator. These values can be transferred to the inner set of registers immediately upon setting LDOK if LDMOD is set. Set LDOK by reading it when it is a logic zero and then writing a logic one to it. After loading, LDOK is automatically cleared.

28.4.4.2 Load frequency

The LDFQ bits in the CTRL1 register select an integral loading frequency of one to 16 PWM reload opportunities. The LDFQ bits take effect at every PWM reload opportunity, regardless the state of the LDOK bit. The HALF and FULL bits in the CTRL1 register control reload timing. If FULL is set, a reload opportunity occurs at the end of every PWM cycle when the count equals VAL1. If HALF is set, a reload opportunity occurs at the half cycle when the count equals VAL0. If both HALF and FULL are set, a reload opportunity occurs twice per PWM cycle when the count equals VAL1 and when it equals VAL0.




Figure 28-63. Full cycle reload frequency change




Figure 28-64. Half cycle reload frequency change




Figure 28-65. Full and half cycle reload frequency change

28.4.4.3 Reload flag

At every reload opportunity the PWM Reload Flag (RF) in the CTRL1 register is set. Setting RF happens even if an actual reload is prevented by the LDOK bit. If the PWM reload interrupt enable bit, RIE is set, the RF flag generates CPU interrupt requests allowing software to calculate new PWM parameters in real time. When RIE is not set, reloads still occur at the selected reload rate without generating CPU interrupt requests.




Figure 28-66. PWMF reload interrupt request

28.4.4.4 Reload errors

Whenever one of the VALx or PSRC registers is updated, the RUF flag is set to indicate that the data is not coherent. RUF is cleared by a successful reload, which consists of the reload signal while LDOK is set. If RUF is set and LDOK is clear when the reload signal occurs, a reload error has taken place and the REF bit is set. If RUF is clear when a reload signal asserts, then the data is coherent and no error is flagged.

28.4.4.5 Initialization

Initialize all registers and set the LDOK bit before setting the RUN bit.

NOTE

Even if LDOK is not set, setting RUN also sets the RF flag. To prevent a CPU interrupt request, clear the RIE bit before setting RUN.

The PWM generator uses the last values loaded if RUN is cleared and then set while LDOK equals zero.

When the RUN bit is cleared:



- The RF flag and pending CPU interrupt requests are not cleared
- All fault circuitry remains active
- Software/external output control remains active
- Deadtime insertion continues during software/external output control

28.5 Resets

The FlexPWM module can only be reset by the IPG_HARD_ASYNC_RESET_B signal. This forces all registers to their reset states and tri-states the PWM outputs.

28.6 Clocks

Each PWM submodule receives its own copy of the IPBus clock. This allows for better power management by turning off the clock to unused submodules. The fault logic also has its own version of the IPBus clock.

Table 28-25. Clock summary

Clock	Used by
ipg_clk_sub0	Submodule 0
ipg_clk_sub1	Submodule 1
ipg_clk_sub2	Submodule 2
ipg_clk_sub3	Submodule 3
ipg_clk_fit	Fault logic

28.7 Interrupts

Each of the submodules within the FlexPWM can generate an interrupt from several sources. The fault logic can also generate interrupts. The interrupt service routine (ISR) must check the related interrupt enables and interrupt flags to determine the actual cause of the interrupt.

Table 28-26. Interrupt summary

Core interrupt	Interrupt flag	Interrupt enable	Name	Description
COF0	CMPF_0	CMPIE_0	Submodule 0 compare interrupt	Compare event has occurred
CAF0	CFX1_0, CFX0_0	CFX1IE_0, CFX0IE_0	Submodule 0 input capture interrupt	Input capture event has occurred
RF0	RF_0	RIE_0	Submodule 0 reload interrupt	Reload event has occurred
COF1	CMPF_1	CMPIE_1	Submodule 1 compare interrupt	Compare event has occurred
CAF1	CFX1_1, CFX0_1	CFX1IE_1, CFX0IE_1	Submodule 1 input capture interrupt	Input capture event has occurred
RF1	RF_1	RIE_1	Submodule 1 reload interrupt	Reload event has occurred
COF2	CMPF_2	CMPIE_2	Submodule 2 compare interrupt	Compare event has occurred
CAF2	CFX1_2, CFX0_2	CFX1IE_2, CFX0IE_2	Submodule 2 input capture interrupt	Input capture event has occurred
RF2	RF_2	RIE_2	Submodule 2 reload interrupt	Reload event has occurred

Table 28-26. Interrupt summary (continued)

Core interrupt	Interrupt flag	Interrupt enable	Name	Description
COF3	CMPF_3	CMPIE_3	Submodule 3 compare interrupt	Compare event has occurred
CAF3	CFX1_3, CFX0_3	CFX1IE_3, CFX0IE_3	Submodule 3 input capture interrupt	Input capture event has occurred
RF3	RF_3	RIE_3	Submodule 3 reload interrupt	Reload event has occurred
REF	REF_0	REIE_0	Submodule 0 reload error interrupt	Reload error has occurred
	REF_1	REIE_1	Submodule 1 reload error interrupt	
	REF_2	REIE_2	Submodule 2 reload error interrupt	
	REF_3	REIE_3	Submodule 3 reload error interrupt	
FFLAG	FFLAG	FIE	Fault input interrupt	Fault condition has been detected

28.8 DMA

Each submodule can request a DMA read access for its capture FIFOs and a DMA write request for its double buffered VALx registers.

Table 28-27. DMA summary

DMA Request	DMA enable	Name	Description
Submodule 0 read request	CX0DE_0	Capture FIFO X0 read request	CVAL0 contains a value to be read
	CX1DE_0	Capture FIFO X! read request	CVAL1 contains a value to be read
	CAPTDE_0	Capture FIFO read request source select	Selects source of read DMA request
Submodule 0 write request	VALDE_0	VALx write request	VALx registers need to be updated
Submodule 1 read request	CX0DE_1	Capture FIFO X0 read request	CVAL0 contains a value to be read
	CX1DE_1	Capture FIFO X! read request	CVAL1 contains a value to be read
	CAPTDE_1	Capture FIFO read request source select	Selects source of read DMA request
Submodule 1 write request	VALDE_1	VALx write request	VALx registers need to be updated
Submodule 2 read request	CX0DE_2	Capture FIFO X0 read request	CVAL0 contains a value to be read
	CX1DE_2	Capture FIFO X! read request	CVAL1 contains a value to be read
	CAPTDE_2	Capture FIFO read request source select	Selects source of read DMA request
Submodule 2 write request	VALDE_2	VALx write request	VALx registers need to be updated
Submodule 3 read request	CX0DE_3	Capture FIFO X0 read request	CVAL0 contains a value to be read
	CX1DE_3	Capture FIFO X! read request	CVAL1 contains a value to be read
	CAPTDE_3	Capture FIFO read request source select	Selects source of read DMA request
Submodule 3 write request	VALDE_3	VALx write request	VALx registers need to be updated

Chapter 29

FlexRay Communication Controller (FLEXRAY)

29.1 Introduction

29.1.1 Reference

The following documents are referenced.

- FlexRay Communications System Protocol Specification, Version 2.1 Rev A¹
- FlexRay Communications System Electrical Physical Layer Specification, Version 2.1 Rev A

29.1.2 Glossary

This section provides a list of terms used in this chapter.

Table 29-1. List of Terms

Term	Definition
BCU	Buffer Control Unit. Handles message buffer access.
BMIF	Bus Master Interface. Provides master access to FlexRay memory area.
CC	Communication Controller
CDC	Clock Domain Crosser
CHI	Controller Host Interface
Cycle length in μT	The actual length of a cycle in μT for the ideal controller (± 0 ppm)
EBI	External Bus Interface
FlexRay Memory Area	Memory area to store the physical message buffer payload data, frame header, frame and slot status, and synchronization frame related tables.
System Memory	Memory that contains the FlexRay Memory Area.
System Bus	Bus that connects the controller and System Memory.
FSS	Frame Start Sequence
HIF	Host Interface. Provides host access to controller.
Host	FlexRay CC host MCU
LUT	Look Up Table. Stores message buffer header index value.
LRAM	Look Up Table RAM. Module internal memory to store message buffer configuration data and data field offsets for individual message buffers and receive shadow buffers.
MB	Message Buffer
MBIDX	Message Buffer Index: the position of a header field entry within the header area. If the header area is accessed as an array, this is the same as the array index of the entry.
MBNum	Message Buffer Number: Position of message buffer configuration registers within the register map. For example, Message Buffer Number 5 corresponds to the MBCCS5 register.
MCU	Microcontroller Unit

1. The FlexRay Specifications have been developed for automotive applications. The FlexRay Specifications have been neither developed nor tested for non-automotive applications.

Table 29-1. List of Terms (continued)

Term	Definition
μT	Microtick
MT	Macrotick
MTS	Media Access Test Symbol
NIT	Network Idle Time
PE	Protocol Engine
POC	Protocol Operation Control. Each state of the POC is denoted by <i>POC:state</i> .
Rx	Reception
SEQ	Sequencer Engine
TCU	Time Control Unit
Tx	Transmission
sync frame	null frame or message frame with <i>Sync Frame Indicator</i> set to 1.
startup frame	null frame or message frame with both <i>Sync Frame Indicator</i> and <i>Startup Frame Indicator</i> set to 1.
normal frame	null frame or message frame with both <i>Sync Frame Indicator</i> and <i>Startup Frame Indicator</i> set to 0.
null frame	frame with <i>Null Frame Indicator</i> set to 0.
message frame	frame with <i>Null Frame Indicator</i> set to 1.

29.1.3 Color Coding

Throughout this chapter types of items are highlighted through the use of an italicized color font.

FlexRay protocol parameters, constants, and variables are highlighted with *blue italics*. An example is the parameter *gdActionPointOffset*.

FlexRay protocol states are highlighted in *green italics*. An example is the state *POC:normal active*.

29.1.4 Overview

The CC is a FlexRay communication controller that implements the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.

The CC has three main components:

- Controller host interface (CHI)
- Protocol engine (PE)
- Clock domain crossing unit (CDC)

A block diagram of the CC with its surrounding modules is given in [Figure 29-1](#).




Figure 29-1. FLEXRAY Block Diagram

The protocol engine has two transmitter units (TxA and TxB) and two receiver units (RxA and RxB) for sending and receiving frames through the two FlexRay channels. The time control unit (TCU) is responsible for maintaining global clock synchronization to the FlexRay network. The overall activity of the PE is controlled by the sequencer engine (SEQ).

The controller host interface provides host access to the module's configuration, control, and status registers, as well as to the message buffer configuration, control, and status registers. The message buffers themselves, which contain the frame header and payload data received or to be transmitted, and the slot status information are stored in the FlexRay memory area.

The clock domain crossing unit implements signal crossing from the CHI clock domain to the PE clock domain and vice versa, to allow for asynchronous PE and CHI clock domains.

The CC stores the frame header and payload data of frames received or of frames to be transmitted in the FlexRay memory area. The application accesses the FlexRay memory area to retrieve and provide the frames to be processed by the CC. In addition to the frame header and payload data, the CC stores the synchronization frame related tables in the FlexRay memory area for application processing.

The FlexRay memory area is located in the system memory of the MCU. The CC has access to the FlexRay memory area via its bus master interface (BMIF). The host provides the start address of the FlexRay memory area within the system memory by programming the [System Memory Base Address Register \(FR_SYMBADR\)](#). All FlexRay memory area related offsets are stored in offset registers. The physical address pointer into the FlexRay memory area is calculated using the offset values and the FlexRay memory base address.

NOTE

The CC does not provide a memory protection scheme for the FlexRay memory area.

29.1.5 Features

The CC provides the following features:

- *FlexRay Communications System Protocol Specification, Version 2.1 Rev A* compliant protocol implementation
- *FlexRay Communications System Electrical Physical Layer Specification, Version 2.1 Rev A* compliant bus driver interface
- Single channel support
 - FlexRay Port A can be configured to be connected either to physical FlexRay channel A or physical FlexRay channel B
- FlexRay bus data rates of 10 Mbit/s, 8 Mbit/s, 5 Mbit/s, and 2.5 Mbit/s supported
- 64 configurable message buffers with
 - Individual frame ID filtering
 - Individual channel ID filtering
 - Individual cycle counter filtering
- Message buffer header, status, and payload data stored in dedicated FlexRay memory area
 - Allows for flexible and efficient message buffer implementation
 - Consistent data access ensured by means of buffer locking scheme
 - Application can lock multiple buffers at the same time
- Size of message buffer payload data section configurable from 0 up to 254 bytes
- Two independent message buffer segments with configurable size of payload data section
 - Each segment can contain message buffers assigned to the static segment and message buffers assigned to the dynamic segment at the same time
- Zero padding for transmit message buffers in static segment
 - Applied when the frame payload length exceeds the size of the message buffer data section
- Transmit message buffers configurable with state/event semantics
- Message buffers can be configured as
 - Receive message buffer
 - Transmit message buffer
- Individual message buffer reconfiguration supported
 - Means provided to safely disable individual message buffers
 - Disabled message buffers can be reconfigured
- 2 independent receive FIFOs
 - One receive FIFO per channel
 - Up to 255 entries for each FIFO



- Global frame ID filtering, based on both value/mask filters and range filters
- Global channel ID filtering
- Global message ID filtering for the dynamic segment
- Four configurable slot error counters
- Four dedicated slot status indicators
 - Used to observe slots without using receive message buffers
- Measured value indicators for the clock synchronization
 - Internal synchronization frame ID and synchronization frame measurement tables can be copied into the FlexRay memory area
- Fractional macroticks are supported for clock correction
- Maskable interrupt sources provided via individual and combined interrupt lines
- One absolute timer
- One timer that can be configured to absolute or relative
- SECDDED for protocol engine data ram
- SEDDED for CHI lookup table ram

29.1.6 Modes of Operation

This section describes the basic operational power modes of the CC.

29.1.6.1 Disabled Mode

The CC enters the Disabled Mode during hard reset. The CC indicates that it is in the Disabled Mode by negating the module enable bit MEN in the [Module Configuration Register \(FR_MCR\)](#).

No communication is performed on the FlexRay bus.

All registers with the write access conditions *Any Time* and *Disabled Mode* can be accessed for writing as stated in [Section 29.5.2, Register Descriptions](#).

The application configures the CC by accessing the configuration bits and fields in the [Module Configuration Register \(FR_MCR\)](#).

29.1.6.1.1 Leave Disabled Mode

The CC leaves Disabled Mode and enters Normal Mode when the application writes a 1 to the module enable bit MEN in the [Module Configuration Register \(FR_MCR\)](#)

NOTE

When the CC is enabled, it cannot be disabled later on.

29.1.6.2 Normal Mode

In this mode the CC is fully functional. The CC indicates that it is in Normal Mode by asserting the module enable bit MEN in the [Module Configuration Register \(FR_MCR\)](#).

29.1.6.2.1 Enter Normal Mode

This mode is entered when the application requests the CC to leave the Disabled Mode. If the Normal Mode was entered by leaving the Disabled Mode, the application has to perform the protocol initialization described in [29.7.2.2, Protocol Initialization](#), to achieve full FlexRay functionality.

Depending on the values of the SCM, CHA, and CHB bits in the [Module Configuration Register \(FR_MCR\)](#), the corresponding FlexRay bus driver ports are enabled and driven.

29.2 External Signal Description

This section lists and describes the CC signals, connected to external pins. These signals are summarized in [Table 29-2](#) and described in detail in [Section 29.2.1, Detailed Signal Descriptions](#).

NOTE

The off-chip signals FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ are available on each package option. The availability of the other off-chip signals depends on the package option.

Table 29-2. External Signal Properties

Name	Direction	Active	Reset	Function
FR_A_RX	Input	—	—	Receive Data Channel A
FR_A_TX	Output	—	1	Transmit Data Channel A
$\overline{\text{FR_A_TX_EN}}$	Output	Low	1	Transmit Enable Channel A
FR_B_RX	Input	—	—	Receive Data Channel B
FR_B_TX	Output	—	1	Transmit Data Channel B
$\overline{\text{FR_B_TX_EN}}$	Output	Low	1	Transmit Enable Channel B
FR_DBG[0]	Output	—	0	Debug Strobe Signal 0
FR_DBG[1]	Output	—	0	Debug Strobe Signal 1
FR_DBG[2]	Output	—	0	Debug Strobe Signal 2
FR_DBG[3]	Output	—	0	Debug Strobe Signal 3

29.2.1 Detailed Signal Descriptions

This section provides a detailed description of the CC signals, connected to external pins.

29.2.1.1 FR_A_RX — Receive Data Channel A

The FR_A_RX signal carries the receive data for channel A from the corresponding FlexRay bus driver.

29.2.1.2 FR_A_TX — Transmit Data Channel A

The FR_A_TX signal carries the transmit data for channel A to the corresponding FlexRay bus driver.

29.2.1.3 $\overline{\text{FR_A_TX_EN}}$ — Transmit Enable Channel A

The $\overline{\text{FR_A_TX_EN}}$ signal indicates to the FlexRay bus driver that the CC is attempting to transmit data on channel A.

29.2.1.4 FR_B_RX — Receive Data Channel B

The FR_B_RX signal carries the receive data for channel B from the corresponding FlexRay bus driver.

29.2.1.5 FR_B_TX — Transmit Data Channel B

The FR_B_TX signal carries the transmit data for channel B to the corresponding FlexRay bus driver

29.2.1.6 $\overline{\text{FR_B_TX_EN}}$ — Transmit Enable Channel B

The $\overline{\text{FR_B_TX_EN}}$ signal indicates to the FlexRay bus driver that the CC is attempting to transmit data on channel B.

29.2.1.7 $\text{FR_DBG}[3]$, $\text{FR_DBG}[2]$, $\text{FR_DBG}[1]$, $\text{FR_DBG}[0]$ — Strobe Signals

These signals provide the selected debug strobe signals. For details on the debug strobe signal selection refer to [Section 29.6.16, Strobe Signal Support](#).

29.3 Controller Host Interface Clocking

The clock for the CHI is derived from the system bus clock and has the same phase and frequency as the system bus clock. Two constraints apply to the minimum CHI clock frequency.

The first constraint corresponds to the number of utilized message buffers and is specified in [Section 29.7.5, Number of Usable Message Buffers](#).

The second constraint corresponds to the value of the TIMEOUT field in the [System Memory Access Time-Out Register \(FR_SYMATOR\)](#) and is specified in [Section 29.7.1.1, Configure System Memory Access Time-Out Register \(FR_SYMATOR\)](#).

29.4 Protocol Engine Clocking

The clock for the protocol engine can be generated by two sources. The first source is the external crystal oscillator and the second source is an internal PLL. The clock source to be used is selected by the clock source select bit CLKSEL in the [Module Configuration Register \(FR_MCR\)](#).

29.4.1 Oscillator Clocking

If the protocol engine is clocked by the external crystal oscillator, a 40 MHz crystal or CMOS compatible clock must be connected to the oscillator pins. The crystal or clock must fulfill the requirements given by the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.

29.5 Memory Map and Register Description

The CC occupies 8 KB (8192 bytes) of address space starting at the CC's base address defined by the memory map of the MCU.

29.5.1 Memory Map

The complete memory map of the CC is shown in [Table 29-3](#). The addresses presented here are the offsets relative to the CC base address that is defined by the MCU address map.

Table 29-3. FlexRay Memory Map

Offset	Register	Access
Module Configuration and Control		
0x0000	Module Version Register (FR_MVR)	R
0x0002	Module Configuration Register (FR_MCR)	R/W
0x0004	System Memory Base Address High Register (FR_SYMBADHR)	R/W
0x0006	System Memory Base Address Low Register (FR_SYMBADLR)	R/W
0x0008	Strobe Signal Control Register (FR_STBSCR)	R/W
0x000A	Reserved	R
0x000C	Message Buffer Data Size Register (FR_MBDSR)	R/W
0x000E	Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)	R/W
PE Access Registers		
0x0010	PE DRAM Access Register (FR_PEDRAR)	R/W
0x0012	PE DRAM Data Register (FR_PEDRDR)	R/W
Interrupt and Error Handling		
0x0014	Protocol Operation Control Register (FR_POOCR)	R/W
0x0016	Global Interrupt Flag and Enable Register (FR_GIFER)	R/W
0x0018	Protocol Interrupt Flag Register 0 (FR_PIFR0)	R/W
0x001A	Protocol Interrupt Flag Register 1 (FR_PIFR1)	R/W
0x001C	Protocol Interrupt Enable Register 0 (FR_PIER0)	R/W
0x001E	Protocol Interrupt Enable Register 1 (FR_PIER1)	R/W
0x0020	CHI Error Flag Register (FR_CHIERFR)	R/W
0x0022	Message Buffer Interrupt Vector Register (FR_MBIVEC)	R
0x0024	Channel A Status Error Counter Register (FR_CASERCR)	R
0x0026	Channel B Status Error Counter Register (FR_CBSERCR)	R
Protocol Status		
0x0028	Protocol Status Register 0 (FR_PSR0)	R
0x002A	Protocol Status Register 1 (FR_PSR1)	R
0x002C	Protocol Status Register 2 (FR_PSR2)	R
0x002E	Protocol Status Register 3 (FR_PSR3)	R/W
0x0030	Macrotick Counter Register (FR_MTCTR)	R
0x0032	Cycle Counter Register (FR_CYCTR)	R
0x0034	Slot Counter Channel A Register (FR_SLCTAR)	R
0x0036	Slot Counter Channel B Register (FR_SLCTBR)	R

Table 29-3. FlexRay Memory Map (continued)

Offset	Register	Access
0x0038	Rate Correction Value Register (FR_RTCORVR)	R
0x003A	Offset Correction Value Register (FR_OFCORVR)	R
0x003C	Combined Interrupt Flag Register (FR_CIFR)	R
0x003E	System Memory Access Time-Out Register (FR_SYMATOR)	R/W
Sync Frame Counter and Tables		
0x0040	Sync Frame Counter Register (FR_SFCNTR)	R
0x0042	Sync Frame Table Offset Register (FR_SFTOR)	R/W
0x0044	Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)	R/W
Sync Frame Filter		
0x0046	Sync Frame ID Rejection Filter Register (FR_SFIDRFR)	R/W
0x0048	Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)	R/W
0x004A	Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)	R/W
Network Management Vector		
0x004C	Network Management Vector Register 0 (FR_NMVR0)	R
0x004E	Network Management Vector Register 1 (FR_NMVR1)	R
0x0050	Network Management Vector Register 2 (FR_NMVR2)	R
0x0052	Network Management Vector Register 3 (FR_NMVR3)	R
0x0054	Network Management Vector Register 4 (FR_NMVR4)	R
0x0056	Network Management Vector Register 5 (FR_NMVR5)	R
0x0058	Network Management Vector Length Register (FR_NMVLRL)	R/W
Timer Configuration		
0x005A	Timer Configuration and Control Register (FR_TICCR)	R/W
0x005C	Timer 1 Cycle Set Register (FR_TI1CYSR)	R/W
0x005E	Timer 1 Macrotick Offset Register (FR_TI1MTOR)	R/W
0x0060	Timer 2 Configuration Register 0 (FR_TI2CR0)	R/W
0x0062	Timer 2 Configuration Register 1 (FR_TI2CR1)	R/W
Slot Status Configuration		
0x0064	Slot Status Selection Register (FR_SSSR)	R/W
0x0066	Slot Status Counter Condition Register (FR_SSCCR)	R/W
Slot Status		
0x0068	Slot Status Register 0 (FR_SSR0)	R
0x006A	Slot Status Register 1 (FR_SSR1)	R
0x006C	Slot Status Register 2 (FR_SSR2)	R
0x006E	Slot Status Register 3 (FR_SSR3)	R
0x0070	Slot Status Register 4 (FR_SSR4)	R
0x0072	Slot Status Register 5 (FR_SSR5)	R
0x0074	Slot Status Register 6 (FR_SSR6)	R
0x0076	Slot Status Register 7 (FR_SSR7)	R
0x0078	Slot Status Counter Register 0 (FR_SSCR0)	R
0x007A	Slot Status Counter Register 1 (FR_SSCR1)	R
0x007C	Slot Status Counter Register 2 (FR_SSCR2)	R

Table 29-3. FlexRay Memory Map (continued)

Offset	Register	Access
0x007E	Slot Status Counter Register 3 (FR_SSCR3)	R
MTS Generation		
0x0080	MTS A Configuration Register (FR_MTSACFR)	R/W
0x0082	MTS B Configuration Register (MTSBCFR)	R/W
Shadow Buffer Configuration		
0x0084	Receive Shadow Buffer Index Register (FR_RSBR)	R/W
Receive FIFO — Configuration		
0x0086	Receive FIFO Watermark and Selection Register (FR_RFWMSR)	R/W
0x0088	Receive FIFO Start Index Register (FR_RFSIR)	R/W
0x008A	Receive FIFO Depth and Size Register (RFDSR)	R/W
Receive FIFO - Control		
0x008C	Receive FIFO A Read Index Register (FR_RFARIR)	R
0x008E	Receive FIFO B Read Index Register (FR_RFBIR)	R
Receive FIFO - Filter		
0x0090	Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)	R/W
0x0092	Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)	R/W
0x0094	Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)	R/W
0x0096	Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)	R/W
0x0098	Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)	R/W
0x009A	Receive FIFO Range Filter Control Register (FR_RFRFCTR)	R/W
Dynamic Segment Status		
0x009C	Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)	R
0x009E	Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)	R
Protocol Configuration		
0x00A0	Protocol Configuration Register 0 (FR_PCR0)	R/W
...	...	
0x00DC	Protocol Configuration Register 30 (FR_PCR30)	
0x00DE	Reserved ¹	R
...		
0x00E4		
Receive FIFO — Configuration (cont.)		
0x00E6	Receive FIFO Start Data Offset Register (FR_RFSDOR)	R/W
0x00E8	Receive FIFO System Memory Base Address High Register (FR_RFSYMBADHR)	R/W
0x00EA	Receive FIFO System Memory Base Address Low Register (FR_RFSYMBADLR)	R/W
0x00EC	Receive FIFO Periodic Timer Register (FR_RFPTR)	R/W
Receive FIFO - Control (cont.)		
0x00EE	Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)	R/W

Table 29-3. FlexRay Memory Map (continued)

Offset	Register	Access
ECC Registers		
0x00F0	ECC Error Interrupt Flag and Enable Register (FR_EEIFER)	R/W
0x00F2	ECC Error Report and Injection Control Register (FR_EERICR)	R/W
0x00F4	ECC Error Report Address Register (FR_EERAR)	R
0x00F6	ECC Error Report Data Register (FR_EERDR)	R
0x00F8	ECC Error Report Code Register (FR_EECCR)	R
0x00FA	ECC Error Injection Address Register (FR_EEIAR)	R/W
0x00FC	ECC Error Injection Data Register (FR_EEIDR)	R/W
0x00FE	ECC Error Injection Code Register (FR_EEICR)	R/W
0x0100	Not Implemented ¹	R
...		
0x07FE		
Message Buffers Configuration, Control, Status		
0x0800	Message Buffer Configuration, Control, Status Register 0 (FR_MBCCSR0)	R/W
0x0802	Message Buffer Cycle Counter Filter Register 0 (FR_MBCCFR0)	R/W
0x0804	Message Buffer Frame ID Register 0 (FR_MBFIDR0)	R/W
0x0806	Message Buffer Index Register 0 (FR_MBIDXR0)	R/W
...
0x09F8	Message Buffer Configuration, Control, Status Register 63 (FR_MBCCSR63)	R/W
0x09FA	Message Buffer Cycle Counter Filter Register 63 (FR_MBCCFR63)	R/W
0x09FC	Message Buffer Frame ID Register 63 (FR_MBFIDR63)	R/W
0x09FE	Message Buffer Index Register 63 (FR_MBIDXR63)	R/W
0x0A00	Not Implemented ¹	R
...		
0x0FFF		
0x1000	Message Buffer Data Field Offset Register 0 (FR_MBDOR0)	R/W
...	...	
0x1086	Message Buffer Data Field Offset Register 67 (FR_MBDOR67)	
0x1088	Reserved ¹	R/W
...		
0x108E		
0x1090	LRAM ECC Error Test Register 0 (FR_LEETR0)	R/W
...	...	
0x109A	LRAM ECC Error Test Register 5 (FR_LEETR5)	
0x109C	Not Implemented ¹	R
...		
0x1FFE		

NOTES:

¹ Refer to [Table 29-4](#)

29.5.2 Register Descriptions

This section provides detailed descriptions of all registers in ascending address order, presented as 16-bit wide entities.

Table 29-4 provides a key for the register figures and register tables.

Table 29-4. Register Access Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
R*	Reserved bit or field, will not be changed. Application must not write any value different from the reset value.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A flag bit that can be read and is cleared by writing a one. Writing 0 has no effect.
Reset Value	
0	Resets to zero.
1	Resets to one.
—	Not defined after reset and not affected by reset.

29.5.2.1 Register Reset

All registers except the [Message Buffer Cycle Counter Filter Registers \(FR_MBCCFRn\)](#), [Message Buffer Frame ID Registers \(FR_MBFIDRn\)](#), and [Message Buffer Index Registers \(FR_MBIDXRn\)](#) are reset to their reset value on system reset. The registers mentioned above are located in physical memory blocks and thus are not affected by reset. For some register fields, additional reset conditions exist. These additional reset conditions are mentioned in the detailed description of the register. The additional reset conditions are explained in [Table 29-5](#).

Table 29-5. Additional Register Reset Conditions

Condition	Description
Protocol RUN Command	The register field is reset when the application writes to RUN command “0101” to the POCCMD field in the Protocol Operation Control Register (FR_POOCR) .
Message Buffer Disable	The register field is reset when the application has disabled the message buffer. This happens when the application writes 1 to the message buffer disable trigger bit FR_MBCCSRn[EDT] while the message buffer is enabled (FR_MBCCSRn[EDS] = 1) and the CC grants the disable to the application by clearing the FR_MBCCSRn[EDS] bit.

29.5.2.2 Register Write Access

This section describes the write access restriction terms that apply to all registers.

29.5.2.2.1 Register Write Access Restriction

For each register bit and register field, the write access conditions are specified in the detailed register description. A description of the write access conditions is given in [Table 29-6](#). If, for a specific register

bit or field, none of the given write access conditions is fulfilled, any write attempt to this register bit or field is ignored without any notification. The values of the bits or fields are not changed. The condition term [A or B] indicates that the register or field can be written to if at least one of the conditions is fulfilled. The condition term [A and B] indicates that the register or field can be written to if both conditions are fulfilled.

Table 29-6. Register Write Access Restrictions

Condition	Indication	Description
Any Time	—	No write access restriction.
Disabled Mode	FR_MCR[MEN] = 0	Write access only when CC is in Disabled Mode.
Normal Mode	FR_MCR[MEN] = 1	Write access only when CC is in Normal Mode.
POC:config	FR_PSR0[PROTSTATE] = POC:config	Write access only when Protocol is in the POC:config state.
MB_DIS	FR_MBCCSR[EDS] = 0	Write access only when related Message Buffer is disabled.
MB_LCK	FR_MBCCSR n [LCKS] = 1	Write access only when related Message Buffer is locked.
IDL	FR_EEIRICR[BSY] = 0	Write access only when ECC configuration is idle.

29.5.2.2.2 Register Write Access Requirements

All registers can be accessed with 8-bit, 16-bit, and 32-bit wide operations.

For some of the registers, a write access that is at least 16 bits wide is required to ensure correct operation. This write access requirement is stated in the detailed register description for each register affected. If an 8-bit wide write access is performed to any of these registers, this access is ignored without notification.

29.5.2.2.3 Internal Register Access

The following memory-mapped registers are used to access multiple internal registers.

- [Strobe Signal Control Register \(FR_STBSCR\)](#)
- [Slot Status Selection Register \(FR_SSSR\)](#)
- [Slot Status Counter Condition Register \(FR_SSCCR\)](#)
- [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#)

Each of these memory-mapped registers provides an SEL field and a WMD bit. The SEL field selects the internal register. The WMD bit controls the write mode. If the WMD bit is set to 0 during the write access, all fields of the internal register are updated. If the WMD bit set to 1, only the SEL field is changed. All other fields of the internal register remain unchanged. This allows for reading back the values of the selected internal register in a subsequent read access.

29.5.2.3 Module Version Register (FR_MVR)

Base + 0x0000




Figure 29-2. Module Version Register (FR_MVR)

This register provides the CC version number. The module version number is derived from the CHI version number and the PE version number.

Table 29-7. FR_MVR field descriptions

Field	Description
CHIVER	CHI Version Number — This field provides the version number of the controller host interface.
PEVER	PE Version Number — This field provides the version number of the protocol engine.

29.5.2.4 Module Configuration Register (FR_MCR)

Base + 0x0002

Write: MEN, SBFF, SCM, CHB, CHA, ECCE, FUM, FAM, CLKSEL, BITRATE: Disabled Mode
SFFE: Disabled Mode or *POC:config*




Figure 29-3. Module Configuration Register (FR_MCR)

This register defines the global configuration of the CC.

Table 29-8. FR_MCR field descriptions

Field	Description
MEN	Module Enable — This bit indicates whether or not the CC is in the Disabled Mode. The application requests the CC to leave the Disabled Mode by writing 1 to this bit. Before leaving the Disabled Mode, the application must configure the SCM, SBFF, CHB, CHA, TMODE, BITRATE values. For details, see Section 29.1.6, Modes of Operation . 0 Write: ignored, CC disable not possible. Read: CC disabled. 1 Write: enable CC. Read: CC enabled. Note: If the CC is enabled it cannot be disabled.
SBFF	System Bus Failure Freeze — This bit controls the behavior of the CC in case of a system bus failure. 0 Continue normal operation. 1 Transition to freeze mode.
SCM	Single Channel Device Mode — This control bit defines the channel device mode of the CC as described in Section 29.6.10, Channel Device Modes . 0 CC works in dual channel device mode. 1 CC works in single channel device mode.

Table 29-8. FR_MCR field descriptions (continued)

Field	Description
CHB CHA	Channel Enable — Protocol-related parameter: <i>pChannels</i> The semantics of these control bits depends on the channel device mode controlled by the SCM bit and is given in Table 29-9 .
SFFE	Synchronization Frame Filter Enable — This bit controls the filtering for received synchronization frames. For details see Section 29.6.15, Sync Frame Filtering . 0 Synchronization frame filtering disabled. 1 Synchronization frame filtering enabled.
ECCE	ECC Functionality Enable — This bit controls the ECC memory error detection functionality. For details see Section 29.6.24, Memory Content Error Detection . 0 ECC functionality (injection, detection, reporting, response) disabled. 1 ECC functionality enabled.
FUM	FIFO Update Mode — This bit controls the FIFO update behavior when the interrupt flags FR_GIFER[FAFAIF] and FR_GIFER[FAFBIF] are written by the application (see Section 29.6.9.8, FIFO Update). 0 FIFOA/FIOB is updated on writing 1 to FR_GIFER[FAFAIF] /FR_GIFER[FAFBIF]. 1 FIFOA/FIOB is <i>not</i> updated on writing 1 to FR_GIFER[FAFAIF]/FR_GIFER[FAFBIF].
FAM	FIFO Address Mode — This bit controls the location of the system memory base address for the FIFOs (see Section 29.6.9.2, FIFO Configuration). 0 FIFO Base Address located in System Memory Base Address Register (FR_SYMBADR) . 1 FIFO Base Address located in Receive FIFO System Memory Base Address Register (FR_RFSYMBADR) .
CLKSEL	Protocol Engine Clock Source Select — This bit is used to select the clock source for the protocol engine. 0 PE clock source is generated by external crystal oscillator. 1 PE clock source is generated by on-chip PLL.
BITRATE	FlexRay Bus Bit Rate — This bit field defines the FlexRay Bus Bit Rate. 000 10.0 Mbit/sec 001 5.0 Mbit/sec 010 2.5 Mbit/sec 011 8.0 Mbit/sec 100 Reserved 101 Reserved 110 Reserved 111 Reserved

Table 29-9. FlexRay Channel Selection

SCM	CHB	CHA	Description
Dual Channel Device Modes			
0	0	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC
	0	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC
	1	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel B
	1	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel B

Table 29-9. FlexRay Channel Selection (continued)

SCM	CHB	CHA	Description
Single Channel Device Mode			
1	0	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC
	0	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC
	1	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC — connected to FlexRay channel B ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC
	1	1	Reserved

29.5.2.5 System Memory Base Address Register (FR_SYMBADR)




Figure 29-4. System Memory Base Address High Register (FR_SYMBADHR)




Figure 29-5. System Memory Base Address Low Register (FR_SYMBADLR)

NOTE

The system memory base address must be set before the CC is enabled.

The system memory base address registers define the base address of the FlexRay memory area within the system memory. The base address is used by the BMIF to calculate the physical memory address for system memory accesses.

Table 29-10. FR_SYMBADR field descriptions

Field	Description
SMBA	System Memory Base Address — This is the value of the system memory base address for the individual message buffers and sync frame table. This is the value of the system memory base address for the receive FIFO if the FIFO address mode bit FR_MCR[FAM] is set to 1. It is defined as a byte address.

29.5.2.6 Strobe Signal Control Register (FR_STBSCR)




Figure 29-6. Strobe Signal Control Register (FR_STBSCR)

This register is used to assign the individual protocol timing-related strobe signals given in [Table 29-12](#) to the external strobe ports. Each strobe signal can be assigned to at most one strobe port. Each write access to registers overwrites the previously written ENB and STBPSEL values for the signal indicated by SEL. If more than one strobe signal is assigned to one strobe port, the current values of the strobe signals are combined with a binary OR and presented at the strobe port. If no strobe signal is assigned to a strobe port, the strobe port carries logic 0. For more detailed information, including timing, refer to [Section 29.6.16, Strobe Signal Support](#).

NOTE

In single channel device mode, channel B-related strobe signals are undefined and should not be assigned to the strobe ports.

Table 29-11. FR_STBSCR field descriptions

Field	Description
WMD	Write Mode — This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL field only on write access.
SEL	Strobe Signal Select — This control field selects one of the strobe signals given in Table 29-12 to be enabled or disabled and assigned to one of the four strobe ports given in Table 29-12 .
ENB	Strobe Signal Enable — The control bit is used to enable and to disable the strobe signal selected by STBSSEL. 0 Strobe signal is disabled and not assigned to any strobe port. 1 Strobe signal is enabled and assigned to the strobe port selected by STBPSEL.
STBPSEL	Strobe Port Select — This field selects the strobe port that the strobe signal selected by the SEL is assigned to. All strobe signals that are enabled and assigned to the same strobe port are combined with a binary OR operation. 00 Assign selected signal to FR_DBG[0]. 01 Assign selected signal to FR_DBG[1]. 10 Assign selected signal to FR_DBG[2]. 11 Assign selected signal to FR_DBG[3].

Table 29-12. Strobe Signal Mapping

SEL		Description	Channel	Type	Offset ¹	Reference
dec	hex					
0	0x0	Arm	—	value	+1	MT start
1	0x1	MT	—	value	+1	MT start
2	0x2	Cycle start	—	pulse	0	MT start

Table 29-12. Strobe Signal Mapping (continued)

SEL		Description	Channel	Type	Offset ¹	Reference
dec	hex					
3	0x3	Minislot start	—	pulse	0	MT start
4	0x4	Slot start	A	pulse	0	MT start
5	0x5		B			
6	0x6	Receive data after glitch filtering	A	value	+4	FR_A_RX
7	0x7		B			FR_B_RX
8	0x8	Channel idle indicator	A	level	+5	FR_A_RX
9	0x9		B			FR_B_RX
10	0xA	Syntax error detected	A	pulse	+4	FR_A_RX
11	0xB		B			FR_B_RX
12	0xC	Content error detected	A	level	+4	FR_A_RX
13	0xD		B			FR_B_RX
14	0xE	Receive FIFO almost-full interrupt signals	A	value	n.a.	RX FIFO A Almost Full Interrupt
15	0xF		B			RX FIFO B Almost Full Interrupt

NOTES:

¹ Given in PE clock cycles

29.5.2.7 Message Buffer Data Size Register (FR_MBDSR)

Base + 0x000C

Write: *POC:config*




Figure 29-7. Message Buffer Data Size Register (FR_MBDSR)

This register defines the size of the message buffer data section for the two message buffer segments in a number of two-byte entities.

The CC provides two independent segments for the individual message buffers. All individual message buffers within one segment have to have the same size for the message buffer data section. This size can be different for the two message buffer segments.

Table 29-13. FR_MBDSR field descriptions

Field	Description
MBSEG2DS	Message Buffer Segment 2 Data Size — The field defines the size of the message buffer data section in two-byte entities for message buffers within the <i>second</i> message buffer segment.
MBSEG1DS	Message Buffer Segment 1 Data Size — The field defines the size of the message buffer data section in two-byte entities for message buffers within the <i>first</i> message buffer segment.

29.5.2.8 Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)




Figure 29-8. Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)

This register is used to define the last individual message buffer that belongs to the first message buffer segment and the number of the last used individual message buffer.

Table 29-14. FR_MBSSUTR field descriptions

Field	Description
LAST_MB_SEG1	<p>Last Message Buffer In Segment 1 — This field defines the message buffer number of the last individual message buffer that is assigned to the <i>first</i> message buffer segment. The individual message buffers in the <i>first</i> segment correspond to the message buffer control registers FR_MBCCSRn, FR_MBCCFRn, FR_MBFIDRn, FR_MBIDXRn with $n \leq$ LAST_MB_SEG1. The first message buffer segment contains LAST_MB_SEG1 + 1 individual message buffers.</p> <p>Note: The <i>first</i> message buffer segment contains <i>at least</i> one individual message buffer.</p> <p>The individual message buffers in the <i>second</i> message buffer segment correspond to the message buffer control registers FR_MBCCSRn, FR_MBCCFRn, FR_MBFIDRn, FR_MBIDXRn with LAST_MB_SEG1 < n < 64.</p> <p>Note: If LAST_MB_SEG1 = 63 then all individual message buffers belong to the <i>first</i> message buffer segment and the <i>second</i> message buffer segment is empty.</p>
LAST_MB_UTIL	<p>Last Message Buffer Utilized — This field defines the message buffer number of the individual message buffer that was used last. The message buffer search engine examines all individual message buffers that have a message buffer number $n \leq$ LAST_MB_UTIL.</p> <p>Note: If LAST_MB_UTIL = LAST_MB_SEG1, all individual message buffers belong to the <i>first</i> message buffer segment and the <i>second</i> message buffer segment is empty.</p>

29.5.2.9 PE DRAM Access Register (FR_PEDRAR)




Figure 29-9. PE DRAM Access Register (FR_PEDRAR)

This register is used to trigger write and read operations on the PE data memory (PE DRAM). These operations are used for memory error injection and memory error observation.

Each write access to this register initiates a read or write operation on the PE DRAM. The access done status bit DAD is cleared after the write access and is set if the PE DRAM access has been finished.

In case of a PE DRAM write access, the data provided in [PE DRAM Data Register \(FR_PEDRDR\)](#) is written into the PE DRAM, read back from the PE DRAM, and stored into the [PE DRAM Data Register \(FR_PEDRDR\)](#).

In case of a PE DRAM read access, the requested data is read from PE DRAM and stored into the **PE DRAM Data Register (FR_PEDRDR)**.

For a detailed description refer to [Section 29.6.24, Memory Content Error Detection](#).

Table 29-15. FR_PEDRAR field descriptions

Field	Description
INST	PE DRAM Access Instruction — This field defines the operation to be executed on the PE DRAM. 0011 PE DRAM write: Write FR_PEDRDR[DATA] to PE DRAM address ADDR (16-bit). 0101 PE DRAM read: Read Data from PE DRAM address ADDR (16-bit) into FR_PEDRDR[DATA]. Other values are reserved.
ADDR	PE DRAM Access Address — This field defines the address in the PE DRAM to be written to or read from.
DAD	PE DRAM Access Done — This status bit is cleared when the application has written to this register and is set when the PE DRAM access has finished. 0 PE DRAM access running. 1 PE DRAM access done.

29.5.2.10 PE DRAM Data Register (FR_PEDRDR)

Base + 0x0012

16-bit write access required

Write: Normal Mode




Figure 29-10. PE DRAM Data Register (FR_PEDRDR)

This register provides the data to be written to or read from the PE DRAM by the access initiated by write access to the **PE DRAM Access Register (FR_PEDRAR)**.

29.5.2.11 Protocol Operation Control Register (FR_POCR)

Base + 0x0014

Write: Normal Mode




Figure 29-11. Protocol Operation Control Register (FR_POCR)

The application uses this register to issue

- Protocol control commands
- External clock correction commands

Protocol control commands are issued by writing to the POCCMD field. For more information on protocol control commands, see [Section 29.7.6, Protocol Control Command Execution](#).

External clock correction commands are issued by writing to the EOC_AP and ERC_AP fields. For more information on external clock correction, refer to [Section 29.6.11, External Clock Synchronization](#).

Table 29-16. FR_POCR field descriptions

Field	Description
WME	Write Mode External Correction — This bit controls the write mode of the EOC_AP and ERC_AP fields. 0 Write to EOC_AP and ERC_AP fields on register write. 1 No write to EOC_AP and ERC_AP fields on register write.
EOC_AP	External Offset Correction Application — This field is used to trigger the application of the external offset correction value defined in the Protocol Configuration Register 29 (FR_PCR29) . 00 Do not apply external offset correction value. 01 Reserved 10 Subtract external offset correction value. 11 Add external offset correction value.
ERC_AP	External Rate Correction Application — This field is used to trigger application of the external rate correction value defined in the Protocol Configuration Register 21 (FR_PCR21) . 00 Do not apply external rate correction value. 01 Reserved 10 Subtract external rate correction value. 11 Add external rate correction value.
BSY	Protocol Control Command Write Busy — This status bit indicates the acceptance of the protocol control command issued by the application via the POCCMD field. The CC sets this status bit when the application has issued a protocol control command via the POCCMD field. The CC clears this status bit when a protocol control command was accepted by the PE. When the application issues a protocol control command while the BSY bit is asserted, the CC ignores this command, sets the protocol command ignored error flag PCMI_EF in the CHI Error Flag Register (FR_CHIERFR) , and will not change the value of the POCCMD field. 0 Command write idle, command accepted and ready to receive new protocol command. 1 Command write busy, command not yet accepted, not ready to receive new protocol command.
WMC	Write Mode Command — This bit controls the write mode of the POCCMD field. 0 Write to POCCMD field on register write. 1 Do not write to POCCMD field on register write.

Table 29-16. FR_POCR field descriptions

Field	Description
POCCMD	<p>Protocol Control Command — The application writes to this field to issue a protocol control command to the PE. The CC sends the protocol command to the PE immediately. While the transfer is running, the BSY bit is set.</p> <p>0000 ALLOW_COLDSTART — Immediately activate capability of node to cold start cluster.</p> <p>0001 ALL_SLOTS — Delayed¹ transition to the all slots transmission mode.</p> <p>0010 CONFIG — Immediately transition to the <i>POC:config</i> state.</p> <p>0011 FREEZE — Immediately transition to the <i>POC:halt</i> state.</p> <p>0100 READY, CONFIG_COMPLETE — Immediately transition to the <i>POC:ready</i> state.</p> <p>0101 RUN — Immediately transition to the <i>POC:startup start</i> state.</p> <p>0110 DEFAULT_CONFIG — Immediately transition to the <i>POC:default config</i> state.</p> <p>0111 HALT — Delayed transition to the <i>POC:halt</i> state</p> <p>1000 WAKEUP — Immediately initiate the wakeup procedure.</p> <p>1001 Reserved</p> <p>1010 Reserved</p> <p>1011 Reserved</p> <p>1100 Reserved</p> <p>1101 Reserved</p> <p>1110 Reserved</p> <p>1111 Reserved</p>

NOTES:

¹ Delayed means on completion of current communication cycle.

29.5.2.12 Global Interrupt Flag and Enable Register (FR_GIFER)

Base + 0x0016

Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MIF	PRIF	CHIF	WUP IF	FAFB IF	FAFA IF	RBIF	TBIF	MIE	PRIE	CHIE	WUP IE	FAFB IE	FAFA IE	RBIE	TBIE
W				w1c	w1c	w1c										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-12. Global Interrupt Flag and Enable Register (FR_GIFER)

This register provides the means to control some of the interrupt request lines and provides the corresponding interrupt flags. The interrupt flags MIF, PRIF, CHIF, RBIF, and TBIF are the outcome of a binary OR of the related individual interrupt flags and interrupt enables. The generation scheme for these flags is depicted in [Figure 29-157](#). For more details on interrupt generation, see [Section 29.6.20, Interrupt Support](#). These flags are cleared automatically when all of the corresponding interrupt flags or interrupt enables in the related interrupt flag and enable registers are cleared by the application.

Table 29-17. FR_GIFER field descriptions

Field	Description
MIF	<p>Module Interrupt Flag — This interrupt flag is set if at least one of the other interrupt flags in this register and the related interrupt enable bit are set.</p> <p>0 No interrupt flag and related interrupt enable bit are set.</p> <p>1 At least one of the other interrupt flags in this register and the related interrupt bit are set.</p>
PRIF	<p>Protocol Interrupt Flag — This interrupt flag is set if at least one of the individual flags in the Protocol Interrupt Flag Register 0 (FR_PIFR0) and Protocol Interrupt Flag Register 1 (FR_PIFR1) and the related interrupt enable bit are set.</p> <p>0 No individual protocol interrupt flag and related interrupt enable bit are set.</p> <p>1 At least one of the individual protocol interrupt flags and the related interrupt enable bit are set.</p>
CHIF	<p>CHI Interrupt Flag — This interrupt flag is set if at least one of the error flags in the CHI Error Flag Register (FR_CHIERFR) and the CHI error interrupt enable bit FR_GIFER[CHIE] are set.</p> <p>0 All CHI error flags are equal to 0 or the CHI error interrupt is disabled.</p> <p>1 At least one CHI error flag and the CHI error interrupt enable are set.</p>
WUPIF	<p>Wakeup Interrupt Flag — This interrupt flag is set when the CC has received a wakeup symbol on the FlexRay bus. The application can determine on which channel the wakeup symbol was received by reading the related wakeup flags WUB and WUA in the Protocol Status Register 3 (FR_PSR3).</p> <p>0 No Wakeup symbol received on FlexRay bus.</p> <p>1 Wakeup symbol received on FlexRay bus.</p>
FAFBIF	<p>Receive FIFO Channel B Almost Full Interrupt Flag — This interrupt flag is set when one of the following events occurs:</p> <ul style="list-style-type: none"> The current number of FIFO B entries is equal to or greater than the watermark defined by the WM field in the Receive FIFO Watermark and Selection Register (FR_RFWMSR), and the CC writes a received message into the FIFO B, or The current number of FIFO B entries is at least 1 and the periodic timer as defined by Receive FIFO Periodic Timer Register (FR_RFPTR) expires. <p>0 No such event.</p> <p>1 FIFO B almost full event has occurred.</p>
FAFAIF	<p>Receive FIFO Channel A Almost Full Interrupt Flag — This interrupt flag is set when one of the following events occurs:</p> <ul style="list-style-type: none"> The current number of FIFO A entries is equal to or greater than the watermark defined by the WM field in the Receive FIFO Watermark and Selection Register (FR_RFWMSR), and the CC writes a received message into the FIFO A, or The current number of FIFO B entries is at least 1 and the periodic timer as defined by Receive FIFO Periodic Timer Register (FR_RFPTR) expires. <p>0 No such event.</p> <p>1 FIFO A almost full event has occurred.</p>
RBIF	<p>Receive Message Buffer Interrupt Flag — This interrupt flag is set if, for at least one of the individual receive message buffers (FR_MBCCSRn[MTD] = 0), both the interrupt flag MBIF and the interrupt enable bit MBIE in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) are asserted. The application cannot clear this interrupt flag directly — instead it is cleared by the CC when all of the interrupt flags (MBIF) of the individual receive message buffers are cleared by the application or if the application has cleared the related interrupt enables bit (MBIE).</p> <p>0 None of the individual receive message buffers has the MBIF and MBIE flag set.</p> <p>1 At least one individual receive message buffer has the MBIF and MBIE flag set.</p>

Table 29-17. FR_GIFER field descriptions (continued)

Field	Description
TBIF	<p>Transmit Message Buffer Interrupt Flag — This flag is set if, for at least one of the individual message buffers ($FR_MBCCSRn[MTD] = 1$), both the interrupt flag MBIF and the interrupt enable bit MBIE in the corresponding Message Buffer Configuration, Control, Status Registers ($FR_MBCCSRn$) are equal to 1. The application cannot clear this interrupt flag directly. Instead, this interrupt flag is cleared by the CC when either all of the individual interrupt flags (MBIF) of the individual transmit message buffers are cleared by the application, or the application has cleared the related interrupt enables bit (MBIE).</p> <p>0 None of the individual transmit message buffers has the MBIF and MBIE flags set. 1 At least one individual transmit message buffer has the MBIF and MBIE flags set.</p>
MIE	<p>Module Interrupt Enable — This bit controls whether the Module Interrupt line is asserted when the MIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
PRIE	<p>Protocol Interrupt Enable — This bit controls whether the Protocol Interrupt line is asserted when the PRIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
CHIE	<p>CHI Interrupt Enable — This bit controls whether the CHI Interrupt line is asserted when the CHIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
WUPIE	<p>Wakeup Interrupt Enable — This bit controls whether the Wakeup Interrupt line is asserted when the WUPIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
FAFBIE	<p>Receive FIFO Channel B Almost Full Interrupt Enable — This bit controls whether the RX FIFO B Almost Full Interrupt line is asserted when the FAFBIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
FAPAIE	<p>Receive FIFO Channel A Almost Full Interrupt Enable — This bit controls whether the RX FIFO A Almost Full Interrupt line is asserted when the FAPAIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
RBIE	<p>Receive Message Buffer Interrupt Enable — This bit controls whether the Receive Message Buffer Interrupt line is asserted when the RBIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>
TBIE	<p>Transmit Message Buffer Interrupt Enable — This bit controls whether the Transmit Message Buffer Interrupt line is asserted when the TBIF flag is set.</p> <p>0 Disable interrupt line. 1 Enable interrupt line.</p>

29.5.2.13 Protocol Interrupt Flag Register 0 (FR_PIFR0)

Base + 0x0018

Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FATL_IF	INTL_IF	ILCF_IF	CSA_IF	MRC_IF	MOC_IF	CCL_IF	MXS_IF	MTX_IF	LTXB_IF	LTXA_IF	TBVB_IF	TBVA_IF	TI2_IF	TI1_IF	CYS_IF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-13. Protocol Interrupt Flag Register 0 (FR_PIFR0)

The register holds one set of the protocol-related individual interrupt flags.

Table 29-18. FR_PIFR0 field descriptions

Field	Description
FATL_IF	<p>Fatal Protocol Error Interrupt Flag — This flag is set when the protocol engine has detected a fatal protocol error. In this case, the protocol engine goes into the <i>POC:halt</i> state immediately. The fatal protocol errors are:</p> <ul style="list-style-type: none"> • <i>pLatestTx</i> violation, as described in the MAC process of the FlexRay protocol • Transmission across slot boundary violation, as described in the FSP process of the FlexRay protocol <p>0 No such event. 1 Fatal protocol error detected.</p>
INTL_IF	<p>Internal Protocol Error Interrupt Flag — This flag is set when the protocol engine has detected an internal protocol error. In this case, the protocol engine goes into the <i>POC:halt</i> state immediately. An internal protocol error occurs when the protocol engine has not finished a calculation and a new calculation is requested. This can be caused by a hardware error.</p> <p>0 No such event. 1 Internal protocol error detected.</p>
ILCF_IF	<p>Illegal Protocol Configuration Interrupt Flag — This flag is set when the protocol engine has detected an illegal protocol configuration parameter setting. In this case, the protocol engine goes into the <i>POC:halt</i> state immediately.</p> <p>The protocol engine checks the <i>listen_timeout</i> value programmed into the Protocol Configuration Register 14 (FR_PCR14) and Protocol Configuration Register 15 (FR_PCR15) when the CONFIG_COMPLETE command was sent by the application via the Protocol Operation Control Register (FR_POCR). If the value of <i>listen_timeout</i> is equal to zero, the protocol configuration setting is considered as illegal.</p> <p>0 No such event. 1 Illegal protocol configuration detected.</p>
CSA_IF	<p>Cold Start Abort Interrupt Flag — This flag is set when the configured number of allowed cold start attempts is reached and none of these attempts was successful. The number of allowed cold start attempts is configured by the coldstart_attempts field in the Protocol Configuration Register 3 (FR_PCR3).</p> <p>0 No such event. 1 Cold start aborted and no more coldstart attempts allowed.</p>
MRC_IF	<p>Missing Rate Correction Interrupt Flag — This flag is set when an insufficient number of measurements is available for rate correction at the end of the communication cycle.</p> <p>0 No such event. 1 Insufficient number of measurements for rate correction detected.</p>

Table 29-18. FR_PIFR0 field descriptions (continued)

Field	Description
MOC_IF	Missing Offset Correction Interrupt Flag — This flag is set when an insufficient number of measurements is available for offset correction. This is related to the MISSING_TERM event in the CSP process for offset correction in the FlexRay protocol. 0 No such event. 1 Insufficient number of measurements for offset correction detected.
CCL_IF	Clock Correction Limit Reached Interrupt Flag — This flag is set when the internal calculated offset or rate calculation values have reached or exceeded their configured thresholds as given by the <i>offset_correction_out</i> field in the Protocol Configuration Register 9 (FR_PCR9) and the <i>rate_correction_out</i> field in the Protocol Configuration Register 14 (FR_PCR14) . 0 No such event. 1 Offset or rate correction limit reached.
MXS_IF	Max Sync Frames Detected Interrupt Flag — This flag is set when the number of synchronization frames detected in the current communication cycle exceeds the value of the <i>node_sync_max</i> field in the Protocol Configuration Register 30 (FR_PCR30) . 0 No such event. 1 More than <i>node_sync_max</i> sync frames detected. Note: Only synchronization frames that have passed the synchronization frame acceptance and rejection filters are taken into account.
MTX_IF	Media Access Test Symbol Received Interrupt Flag — This flag is set when the MTS symbol was received on channel A or channel B. 0 No such event. 1 MTS symbol received.
LTXB_IF	pLatestTx Violation on Channel B Interrupt Flag — This flag is set when the frame transmission on channel B in the dynamic segment exceeds the dynamic segment boundary. This is related to the <i>pLatestTx</i> violation, as described in the MAC process of the FlexRay protocol. 0 No such event. 1 <i>pLatestTx</i> violation occurred on channel B.
LTXA_IF	pLatestTx Violation on Channel A Interrupt Flag — This flag is set when the frame transmission on channel A in the dynamic segment exceeds the dynamic segment boundary. This is related to the <i>pLatestTx</i> violation as described in the MAC process of the FlexRay protocol. 0 No such event. 1 <i>pLatestTx</i> violation occurred on channel A.
TBVB_IF	Transmission across boundary on channel B Interrupt Flag — This flag is set when the frame transmission on channel B crosses the slot boundary. This is related to the transmission across slot boundary violation as described in the FSP process of the FlexRay protocol. 0 No such event. 1 Transmission across boundary violation occurred on channel B.
TBVA_IF	Transmission across boundary on channel A Interrupt Flag — This flag is set when the frame transmission on channel A crosses the slot boundary. This is related to the transmission across slot boundary violation as described in the FSP process of the FlexRay protocol. 0 No such event. 1 Transmission across boundary violation occurred on channel A.
TI2_IF	Timer 2 Expired Interrupt Flag — This flag is set whenever timer 2 expires. 0 No such event. 1 Timer 2 has reached its time limit.

Table 29-18. FR_PIFR0 field descriptions (continued)

Field	Description
TI1_IF	Timer 1 Expired Interrupt Flag — This flag is set whenever timer 1 expires. 0 No such event. 1 Timer 1 has reached its time limit.
CYS_IF	Cycle Start Interrupt Flag — This flag is set when a communication cycle starts. 0 No such event. 1 Communication cycle started.

29.5.2.14 Protocol Interrupt Flag Register 1 (FR_PIFR1)

Base + 0x001A

Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EMC_IF	IPC_IF	PECF_IF	PSC_IF	SSI3_IF	SSI2_IF	SSI1_IF	SSI0_IF	0	0	EVT_IF	ODT_IF	0	0	0	0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c			w1c	w1c				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-14. Protocol Interrupt Flag Register 1 (FR_PIFR1)

The register holds one set of the protocol-related individual interrupt flags.

Table 29-19. FR_PIFR1 field descriptions

Field	Description
EMC_IF	Error Mode Changed Interrupt Flag — This flag is set when the value of the ERRMODE bit field in the Protocol Status Register 0 (FR_PSR0) is changed by the CC. 0 No such event. 1 ERRMODE field changed.
IPC_IF	Illegal Protocol Control Command Interrupt Flag — This flag is set when the PE tries to execute a protocol control command issued via the POC CMD field of the Protocol Operation Control Register (FR_POCCR) , and detects that this protocol control command is not allowed in the current protocol state. In this case the command is not executed. For more details, see Section 29.7.6, Protocol Control Command Execution . 0 No such event. 1 Illegal protocol control command detected.
PECF_IF	Protocol Engine Communication Failure Interrupt Flag — This flag is set if the CC has detected a communication failure between the PE and the CHI. 0 No such event. 1 Protocol engine communication failure detected.
PSC_IF	Protocol State Changed Interrupt Flag — This flag is set when the protocol state in the PROTSTATE field in the Protocol Status Register 0 (FR_PSR0) has changed. 0 No such event. 1 Protocol state changed.
SSI3_IF SSI2_IF SSI1_IF SSI0_IF	Slot Status Counter Incremented Interrupt Flag — Each of these flags is set when the SLOTSTATUSCNT field in the corresponding Slot Status Counter Registers (FR_SSCR0–FR_SSCR3) is incremented. 0 No such event. 1 The corresponding slot status counter has incremented.

Table 29-19. FR_PIFR1 field descriptions (continued)

Field	Description
EVT_IF	Even Cycle Table Written Interrupt Flag — This flag is set if the CC has written the sync frame measurement / ID tables into the FlexRay memory area for the even cycle. 0 No such event. 1 Sync frame measurement table written.
ODT_IF	Odd Cycle Table Written Interrupt Flag — This flag is set if the CC has written the sync frame measurement / ID tables into the FlexRay memory area for the odd cycle. 0 No such event. 1 Sync frame measurement table written.

29.5.2.15 Protocol Interrupt Enable Register 0 (FR_PIER0)

Base + 0x001C

Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FATL	INTL	ILCF	CSA	MRC	MOC	CCL	MXS	MTX	LTXB	LTXA	TBVB	TBVA	TI2	TI1	CYS
W	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-15. Protocol Interrupt Enable Register 0 (FR_PIER0)

This register defines whether or not the individual interrupt flags defined in the [Protocol Interrupt Flag Register 0 \(FR_PIFR0\)](#) can generate a protocol interrupt request.

Table 29-20. FR_PIER0 field descriptions

Field	Description
FATL_IE	Fatal Protocol Error Interrupt Enable — This bit controls FATL_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
INTL_IE	Internal Protocol Error Interrupt Enable — This bit controls INTL_IF interrupt request generation. 0 Interrupt request generation disabled. 1 interrupt request generation enabled.
ILCF_IE	Illegal Protocol Configuration Interrupt Enable — This bit controls ILCF_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
CSA_IE	Cold Start Abort Interrupt Enable — This bit controls CSA_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
MRC_IE	Missing Rate Correction Interrupt Enable — This bit controls MRC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
MOC_IE	Missing Offset Correction Interrupt Enable — This bit controls MOC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.

Table 29-20. FR_PIER0 field descriptions (continued)

Field	Description
CCL_IE	Clock Correction Limit Reached Interrupt Enable — This bit controls CCL_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
MXS_IE	Max Sync Frames Detected Interrupt Enable — This bit controls MXS_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
MTX_IE	Media Access Test Symbol Received Interrupt Enable — This bit controls MTX_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
LTXB_IE	<i>pLatestTx</i> Violation on Channel B Interrupt Enable — This bit controls LTXB_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
LTXA_IE	<i>pLatestTx</i> Violation on Channel A Interrupt Enable — This bit controls LTXA_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
TBVB_IE	Transmission across boundary on channel B Interrupt Enable — This bit controls TBVB_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
TBVA_IE	Transmission across boundary on channel A Interrupt Enable — This bit controls TBVA_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
TI2_IE	Timer 2 Expired Interrupt Enable — This bit controls TI1_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
TI1_IE	Timer 1 Expired Interrupt Enable — This bit controls TI1_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
CYS_IE	Cycle Start Interrupt Enable — This bit controls CYC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.

29.5.2.16 Protocol Interrupt Enable Register 1 (FR_PIER1)

Base + 0x001E

Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EMC	IPC	PECF	PSC	SSI3	SSI2	SSI1	SSIO	0	0	EVT	ODT	0	0	0	0
W	_IE	_IE	_IE	_IE	_IE	_IE	_IE	_IE			_IE	_IE				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-16. Protocol Interrupt Enable Register 1 (FR_PIER1)

This register defines whether or not the individual interrupt flags defined in [Protocol Interrupt Flag Register 1 \(FR_PIFR1\)](#) can generate a protocol interrupt request.

Table 29-21. FR_PIER1 field descriptions

Field	Description
EMC_IE	Error Mode Changed Interrupt Enable — This bit controls EMC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
IPC_IE	Illegal Protocol Control Command Interrupt Enable — This bit controls IPC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
PECF_IE	Protocol Engine Communication Failure Interrupt Enable — This bit controls PECF_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
PSC_IE	Protocol State Changed Interrupt Enable — This bit controls PSC_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
SSI3_IE SSI2_IE SSI1_IE SSIO_IE	Slot Status Counter Incremented Interrupt Enable — This bit controls SSI[3:0]_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
EVT_IE	Even Cycle Table Written Interrupt Enable — This bit controls EVT_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.
ODT_IE	Odd Cycle Table Written Interrupt Enable — This bit controls ODT_IF interrupt request generation. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.

29.5.2.17 CHI Error Flag Register (FR_CHIERFR)

Base + 0x0020

Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FRLB	FRLA	PCMI	FOVB	FOVA	MBS	MBU	LCK	0	SBCF	FID	DPL	SPL	NML	NMF	ILSA
W	_EF	_EF	_EF	_EF	_EF	_EF	_EF	_EF		_EF	_EF	_EF	_EF	_EF	_EF	_EF
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-17. CHI Error Flag Register (FR_CHIERFR)

This register holds the CHI-related error flags. The interrupt generation for each of these error flags is controlled by the CHI interrupt enable bit CHIE in the [Global Interrupt Flag and Enable Register \(FR_GIFER\)](#).

Table 29-22. FR_CHIERFR field descriptions

Field	Description
FRLB_EF	Frame Lost Channel B Error Flag — This flag is set if a complete frame was received on channel B but could not be stored in the selected individual message buffer because this message buffer is currently locked by the application. In this case, the frame and the related slot status information are lost. 0 No such event. 1 Frame lost on channel B detected.
FRLA_EF	Frame Lost Channel A Error Flag — This flag is set if a complete frame was received on channel A but could not be stored in the selected individual message buffer because this message buffer is currently locked by the application. In this case, the frame and the related slot status information are lost. 0 No such error. 1 Frame lost on channel A detected.
PCMI_EF	Protocol Command Ignored Error Flag — This flag is set if the application has issued a POC command by writing to the POCMD field in the Protocol Operation Control Register (FR_POOCR) while the BSY flag is equal to 1. In this case the command is ignored by the CC and is lost. 0 No such error. 1 POC command ignored.
FOVB_EF	Receive FIFO Overrun Channel B Error Flag — This flag is set when an overrun of the FIFO for channel B occurred. This error occurs if a semantically valid frame was received on channel B and matches all criteria to be appended to the FIFO for channel B but the FIFO is full. In this case, the received frame and its related slot status information is lost. 0 No such error. 1 FIFO overrun on channel B has been detected.
FOVA_EF	Receive FIFO Overrun Channel A Error Flag — This flag is set when an overrun of the FIFO for channel A occurred. This error occurs if a semantically valid frame was received on channel A and matches all criteria to be appended to the FIFO for channel A but the FIFO is full. In this case, the received frame and its related slot status information is lost. 0 No such error. 1 FIFO overrun on channel A has been detected.
MBS_EF	Message Buffer Search Error Flag — This flag is set if at least one of the following events occurs: <ul style="list-style-type: none"> The message buffer search engine is still running while the next search must be started due to the FlexRay protocol timing. A message buffer index greater than 67 is detected in the FR_MBIDX[MBIDX] field of a found message buffer or in one of the FR_RSBR[RSBIDX] fields. Refer to Section 29.6.7.4, Message Buffer Search Error , for details. 0 No such event. 1 Search engine active while search start occurs or illegal message buffer index detected.
MBU_EF	Message Buffer Utilization Error Flag — This flag is asserted if the application writes to a message buffer control field that is beyond the number of utilized message buffers programmed in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR) . If the application writes to a FR_MBCCSR n register with $n > \text{LAST_MB_UTIL}$, the CC ignores the write attempt and asserts the message buffer utilization error flag MBU_EF in the CHI Error Flag Register (FR_CHIERFR) . 0 No such event. 1 Non-utilized message buffer enabled.

Table 29-22. FR_CHIERFR field descriptions (continued)

Field	Description
LCK_EF	Lock Error Flag — This flag is set if the application tries to lock a message buffer that is already locked by the CC due to internal operations. In that case, the CC does not grant the lock to the application. The application must issue the lock request again. 0 No such error. 1 Lock error detected.
SBCF_EF	System Bus Communication Failure Error Flag — This flag is set if a system bus access was not finished within the required amount of time (see Section 29.6.19.1.2, System Bus Access Timeout). 0 No such event. 1 System bus access not finished in time.
FID_EF	Frame ID Error Flag — This flag is set if the frame ID stored in the message buffer header area differs from the frame ID stored in the message buffer control register. 0 No such error occurred. 1 Frame ID error occurred.
DPL_EF	Dynamic Payload Length Error Flag — This flag is set if the payload length written into the message buffer header field of a transmit message buffer assigned to the dynamic segment is greater than the maximum payload length for the dynamic segment, which is configured in the corresponding protocol configuration register field max_payload_length_dynamic in the Protocol Configuration Register 24 (FR_PCR24) . 0 No such error occurred. 1 Dynamic payload length error occurred.
SPL_EF	Static Payload Length Error Flag — This flag is set if the payload length written into the message buffer header field of a transmit message buffer assigned to the static segment is different from the payload length for the static segment, which is configured in the corresponding protocol configuration register field payload_length_static in the Protocol Configuration Register 19 (FR_PCR19) . 0 No such error occurred. 1 Static payload length error occurred.
NML_EF	Network Management Length Error Flag — This flag is set if the payload length written into the header structure of a receive message buffer assigned to the static segment is less than the configured length of the Network Management Vector as configured in the Network Management Vector Length Register (FR_NMVLR) . In this case the received part of the Network Management Vector will be used to update the Network Management Vector. 0 No such error occurred. 1 Network management length error occurred.
NMF_EF	Network Management Frame Error Flag — This flag is set if a received message in the static segment with a Preamble Indicator flag PP asserted has its Null Frame indicator flag NF asserted as well. In this case, the Global Network Management Registers (see Network Management Vector Registers (FR_NMVR0–FR_NMVR5)) are not updated. 0 No such error occurred. 1 Network management frame error occurred.
ILSA_EF	Illegal System Bus Address Error Flag — This flag is set if the external system bus subsystem has detected an access to an illegal system bus address from the CC (see Section 29.6.19.1.1, System Bus Illegal Address Access). 0 No such event. 1 Illegal system bus address accessed.

29.5.2.18 Message Buffer Interrupt Vector Register (FR_MBIVEC)

Base + 0x0022




Figure 29-18. Message Buffer Interrupt Vector Register (FR_MBIVEC)

This register indicates the lowest numbered receive message buffer and the lowest numbered transmit message buffer that have their interrupt status flag MBIF and interrupt enable MBIE bits asserted. This means that message buffers with lower message buffer numbers have higher priority.

Table 29-23. FR_MBIVEC field descriptions

Field	Description
TBIVEC	Transmit Buffer Interrupt Vector — This field provides the number of the lowest numbered enabled transmit message buffer that has its interrupt status flag MBIF and its interrupt enable bit MBIE set. If there is no transmit message buffer with the interrupt status flag MBIF and the interrupt enable MBIE bits asserted, the value in this field is set to 0.
RBIVEC	Receive Buffer Interrupt Vector — This field provides the message buffer number of the lowest numbered receive message buffer that has its interrupt flag MBIF and its interrupt enable bit MBIE asserted. If there is no receive message buffer with the interrupt status flag MBIF and the interrupt enable MBIE bits asserted, the value in this field is set to 0.

29.5.2.19 Channel A Status Error Counter Register (FR_CASERCR)

Base + 0x0024

Additional Reset: RUN Command




Figure 29-19. Channel A Status Error Counter Register (FR_CASERCR)

This register provides the channel status error counter for channel A. The protocol engine generates a slot status vector for each static slot, each dynamic slot, the symbol window, and the NIT. The slot status vector contains the four protocol-related error indicator bits *vSS!SyntaxError*, *vSS!ContentError*, *vSS!BViolation*, and *vSS!TxConflict*. The CC increments the status error counter by 1 if, for a slot or segment, at least one error indicator bit is set to 1. The counter wraps around after it has reached the maximum value. For more information on slot status monitoring, see [Section 29.6.18, Slot Status Monitoring](#).

Table 29-24. FR_CASERCR field descriptions

Field	Description
STATUS_ERR_CNT	Channel Status Error Counter — This field provides the current value channel status error counter. The counter value is updated within the first macrotick of the following slot or segment.

29.5.2.20 Channel B Status Error Counter Register (FR_CBSERCR)




Figure 29-20. Channel B Status Error Counter Register (FR_CBSERCR)

This register provides the channel status error counter for channel B. The protocol engine generates a slot status vector for each static slot, each dynamic slot, the symbol window, and the NIT. The slot status vector contains the four protocol-related error indicator bits *vSS!SyntaxError*, *vSS!ContentError*, *vSS!BViolation*, and *vSS!TxConflict*. The CC increments the status error counter by 1 if, for a slot or segment, at least one error indicator bit is set to 1. The counter wraps around after it has reached the maximum value. For more information on slot status monitoring see [Section 29.6.18, Slot Status Monitoring](#).

Table 29-25. FR_CBSERCR field descriptions

Field	Description
STATUS_ERR_CNT	Channel Status Error Counter — This field provides the current channel status error count. The counter value is updated within the first macrotick of the following slot or segment.

29.5.2.21 Protocol Status Register 0 (FR_PSR0)




Figure 29-21. Protocol Status Register 0 (FR_PSR0)

This register provides information about the current protocol status.

Table 29-26. FR_PSR0 field descriptions

Field	Description
ERRMODE	Error Mode — Protocol-related variable: <i>vPOC!ErrorMode</i> . This field indicates the error mode of the protocol. 00 ACTIVE 01 PASSIVE 10 COMM_HALT 11 Reserved
SLOTMODE	Slot Mode — Protocol-related variable: <i>vPOC!SlotMode</i> . This field indicates the slot mode of the protocol. 00 SINGLE 01 ALL_PENDING 10 ALL 11 Reserved

Table 29-27. FR_PSR1 field descriptions

Field	Description
CSAA	Cold Start Attempt Aborted Flag — Protocol-related event: 'set coldstart abort indicator in CHI' This flag is set when the CC has aborted a cold start attempt. 0 No such event. 1 Cold start attempt aborted.
CSP	Leading Cold Start Path — This status bit is set when the CC has reached the <i>POC:normal active</i> state via the leading cold start path. This indicates that this node has started the network 0 No such event. 1 <i>POC:normal active</i> reached from <i>POC:startup</i> state via leading cold start path.
REMCSAT	Remaining Coldstart Attempts — Protocol-related variable: <i>vRemainingColdstartAttempts</i> This field provides the number of remaining cold start attempts that the CC will execute.
CPN	Leading Cold Start Path Noise — Protocol-related variable: <i>vPOC!ColdstartNoise</i> This status bit is set if the CC has reached the <i>POC:normal active</i> state via the leading cold start path under noise conditions. This indicates there was some activity on the FlexRay bus while the CC was starting up the cluster. 0 No such event. 1 <i>POC:normal active</i> state was reached from <i>POC:startup</i> state via noisy leading cold start path.
HHR	Host Halt Request Pending — Protocol-related variable: <i>vPOC!CHIHaltRequest</i> This status bit is set when CC receives the HALT command from the application via the Protocol Operation Control Register (FR_POCR) . The CC clears this status bit after a hard reset condition or when the protocol is in the <i>POC:default config</i> state. 0 No such event. 1 HALT command received.
FRZ	Freeze Occurred — Protocol-related variable: <i>vPOC!Freeze</i> This status bit is set when the CC has reached the <i>POC:halt</i> state due to the host FREEZE command or due to an internal error condition requiring immediate halt. The CC clears this status bit after a hard reset condition or when the protocol is in the <i>POC:default config</i> state. 0 No such event. 1 Immediate halt due to FREEZE or internal error condition.
APTAC	Allow Passive to Active Counter — Protocol-related variable: <i>vPOC!vAllowPassivetoActive</i> This field provides the number of consecutive even/odd communication cycle pairs that have passed with valid rate and offset correction terms, but the protocol is still in the <i>POC:normal passive</i> state due to an application configured delay to enter <i>POC:normal active</i> state. This delay is defined by the <code>allow_passive_to_active</code> field in the Protocol Configuration Register 12 (FR_PCR12) .

29.5.2.23 Protocol Status Register 2 (FR_PSR2)




Figure 29-23. Protocol Status Register 2 (FR_PSR2)

This register provides a snapshot of status information about the Network Idle Time (NIT), the symbol window, and the clock synchronization. The NIT-related status bits NBVB, NSEB, NBVA, and NSEA are updated by the CC after the end of the NIT and before the end of the first slot of the next communication cycle. The symbol window-related status bits STCB, SBVB, SSEB, MTB, STCA, SBVA, SSEB, and MTA

are updated by the CC after the end of the symbol window and before the end of the current communication cycle. If no symbol window is configured, the symbol window-related status bits remain in their reset state. The clock synchronization-related CLKCORRFAILCNT is updated by the CC after the end of the static segment and before the end of the current communication cycle.

Table 29-28. FR_PSR2 field descriptions

Field	Description
NBVB	NIT Boundary Violation on Channel B — Protocol-related variable: <i>vSS!BViolation</i> for NIT on channel B This status bit is set when there was some media activity on the FlexRay bus channel B at the end of the NIT. 0 No such event. 1 Media activity at boundaries detected.
NSEB	NIT Syntax Error on Channel B — Protocol-related variable: <i>vSS!SyntaxError</i> for NIT on channel B This status bit is set when a syntax error was detected during NIT on channel B. 0 No such event. 1 Syntax error detected.
STCB	Symbol Window Transmit Conflict on Channel B — Protocol-related variable: <i>vSS!TxConflict</i> for symbol window on channel B This status bit is set if there was a transmission conflict during the symbol window on channel B. 0 No such event. 1 Transmission conflict detected.
SBVB	Symbol Window Boundary Violation on Channel B — Protocol-related variable: <i>vSS!BViolation</i> for symbol window on channel B This status bit is set if there was some media activity on the FlexRay bus channel B at the start or at the end of the symbol window. 0 No such event. 1 Media activity at boundaries detected.
SSEB	Symbol Window Syntax Error on Channel B — Protocol-related variable: <i>vSS!SyntaxError</i> for symbol window on channel B This status bit is set when a syntax error was detected during the symbol window on channel B. 0 No such event. 1 Syntax error detected.
MTB	Media Access Test Symbol MTS Received on Channel B — Protocol-related variable: <i>vSS!ValidMTS</i> for Symbol Window on channel B This status bit is set if the Media Access Test Symbol MTS was received in the symbol window on channel B. 0 No such event. 1 MTS symbol received.
NBVA	NIT Boundary Violation on Channel A — Protocol-related variable: <i>vSS!BViolation</i> for NIT on channel A This status bit is set when there was some media activity on the FlexRay bus channel A at the end of the NIT. 0 No such event. 1 Media activity at boundaries detected.
NSEA	NIT Syntax Error on Channel A — Protocol-related variable: <i>vSS!SyntaxError</i> for NIT on channel A This status bit is set when a syntax error was detected during NIT on channel A. 0 No such event. 1 Syntax error detected.

Table 29-28. FR_PSR2 field descriptions (continued)

Field	Description
STCA	Symbol Window Transmit Conflict on Channel A — Protocol-related variable: vSS!TxConflict for symbol window on channel A This status bit is set if there was a transmission conflicts during the symbol window on channel A. 0 No such event. 1 Transmission conflict detected.
SBVA	Symbol Window Boundary Violation on Channel A — Protocol-related variable: vSS!BViolation for symbol window on channel A This status bit is set if there was some media activity on the FlexRay bus channel A at the start or at the end of the symbol window. 0 No such event. 1 Media activity at boundaries detected.
SSEA	Symbol Window Syntax Error on Channel A — Protocol-related variable: vSS!SyntaxError for symbol window on channel A This status bit is set when a syntax error was detected during the symbol window on channel A. 0 No such event. 1 Syntax error detected.
MTA	Media Access Test Symbol MTS Received on Channel A — Protocol-related variable: vSS!ValidMTS for symbol window on channel A This status bit is set if the Media Access Test Symbol MTS was received in the symbol window on channel A. 0 No such event. 1 MTS symbol received.
CLKCORR-FAILCNT	Clock Correction Failed Counter — Protocol-related variable: vClockCorrectionFailed This field provides the number of consecutive even/odd communication cycle pairs that have passed without clock synchronization having performed an offset or a rate correction due to lack of synchronization frames. It is not incremented when it has reached the configured value of either <code>max_without_clock_correction_fatal</code> or <code>max_without_clock_correction_passive</code> as defined in the Protocol Configuration Register 8 (FR_PCR8) . The CC resets this counter on a hard reset condition, when the protocol enters the <i>POC:normal active</i> state, or when both the rate and offset correction terms have been calculated successfully.

29.5.2.24 Protocol Status Register 3 (FR_PSR3)

Base + 0x002E		Additional Reset: RUN Command								Write: Normal Mode							
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R		0	0	WUB	ABVB	AACB	ACEB	ASEB	AVFB	0	0	WUA	ABVA	AACA	ACEA	ASEA	AVFA
W				w1c	w1c	w1c	w1c	w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-24. Protocol Status Register 3 (FR_PSR3)

This register provides aggregated channel status information as an accrued status of channel activity for all communication slots, regardless of whether they are assigned for transmission or subscribed for reception. It provides accrued information for the symbol window, the NIT, and the wakeup status.

Table 29-29. FR_PSR3 field descriptions

Field	Description
WUB	Wakeup Symbol Received on Channel B — This flag is set when a wakeup symbol was received on channel B. 0 No wakeup symbol received. 1 Wakeup symbol received.
ABVB	Aggregated Boundary Violation on Channel B — This flag is set when a boundary violation has been detected on channel B. Boundary violations are detected in the communication slots, the symbol window, and the NIT. 0 No boundary violation detected. 1 Boundary violation detected.
AACB	Aggregated Additional Communication on Channel B — This flag is set when at least one valid frame was received on channel B in a slot that also contained an additional communication with either syntax error, content error, or boundary violations. 0 No additional communication detected. 1 Additional communication detected.
ACEB	Aggregated Content Error on Channel B — This flag is set when a content error has been detected on channel B. Content errors are detected in the communication slots, the symbol window, and the NIT. 0 No content error detected. 1 Content error detected.
ASEB	Aggregated Syntax Error on Channel B — This flag is set when a syntax error has been detected on channel B. Syntax errors are detected in the communication slots, the symbol window, and the NIT. 0 No syntax error detected. 1 Syntax errors detected.
AVFB	Aggregated Valid Frame on Channel B — This flag is set when a syntactically correct valid frame has been received in any static or dynamic slot through channel B. 0 No syntactically valid frames received. 1 At least one syntactically valid frame received.
WUA	Wakeup Symbol Received on Channel A — This flag is set when a wakeup symbol was received on channel A. 0 No wakeup symbol received. 1 Wakeup symbol received.
ABVA	Aggregated Boundary Violation on Channel A — This flag is set when a boundary violation has been detected on channel A. Boundary violations are detected in the communication slots, the symbol window, and the NIT. 0 No boundary violation detected. 1 Boundary violation detected.
AACA	Aggregated Additional Communication on Channel A — This flag is set when a valid frame was received in a slot on channel A that also contained an additional communication with either syntax error, content error, or boundary violations. 0 No additional communication detected. 1 Additional communication detected.
ACEA	Aggregated Content Error on Channel A — This flag is set when a content error has been detected on channel A. Content errors are detected in the communication slots, the symbol window, and the NIT. 0 No content error detected. 1 Content error detected.

Table 29-29. FR_PSR3 field descriptions (continued)

Field	Description
ASEA	Aggregated Syntax Error on Channel A — This flag is set when a syntax error has been detected on channel A. Syntax errors are detected in the communication slots, the symbol window, and the NIT. 0 No syntax error detected. 1 Syntax errors detected.
AVFA	Aggregated Valid Frame on Channel A — This flag is set when a syntactically correct valid frame has been received in any static or dynamic slot through channel A. 0 No syntactically valid frames received. 1 At least one syntactically valid frame received.

29.5.2.25 Macrotick Counter Register (FR_MTCTR)

Base + 0x0030




Figure 29-25. Macrotick Counter Register (FR_MTCTR)

This register provides the macrotick count of the current communication cycle.

Table 29-30. FR_MTCTR field descriptions

Field	Description
MTCT	Macrotick Counter — Protocol-related variable: <i>vMacrotick</i> This field provides the macrotick count of the current communication cycle.

29.5.2.26 Cycle Counter Register (FR_CYCTR)

Base + 0x0032




Figure 29-26. Cycle Counter Register (FR_CYCTR)

This register provides the number of the current communication cycle.

Table 29-31. FR_CYCTR field descriptions

Field	Description
CYCCNT	Cycle Counter — Protocol-related variable: <i>vCycleCounter</i> This field provides the number of the current communication cycle. If the counter reaches the maximum value of 63, the counter wraps and starts from zero again.

29.5.2.27 Slot Counter Channel A Register (FR_SLTCTAR)

Base + 0x0034




Figure 29-27. Slot Counter Channel A Register (FR_SLTCTAR)

This register provides the number of the current slot in the current communication cycle for channel A.

Table 29-32. FR_SLTCTAR field descriptions

Field	Description
SLOTCNTA	Slot Counter Value for Channel A — Protocol-related variable: <i>vSlotCounter</i> for channel A This field provides the number of the current slot in the current communication cycle.

29.5.2.28 Slot Counter Channel B Register (FR_SLTCTBR)

Base + 0x0036




Figure 29-28. Slot Counter Channel B Register (FR_SLTCTBR)

This register provides the number of the current slot in the current communication cycle for channel B.

Table 29-33. FR_SLTCTBR field descriptions

Field	Description
SLOTCNTB	Slot Counter Value for Channel B — Protocol-related variable: <i>vSlotCounter</i> for channel B This field provides the number of the current slot in the current communication cycle.

29.5.2.29 Rate Correction Value Register (FR_RTCORVR)

Base + 0x0038

Additional Reset: RUN Command




Figure 29-29. Rate Correction Value Register (FR_RTCORVR)

This register provides the sign extended rate correction value in microticks as it was calculated by the clock synchronization algorithm. The CC updates this register during the NIT of each odd numbered communication cycle.

Table 29-34. FR_RTCORVR field descriptions

Field	Description
RATECORR	<p>Rate Correction Value — Protocol-related variable: <i>vRateCorrection</i> (before value limitation and external rate correction)</p> <p>This field provides the sign extended rate correction value in microticks as it was calculated by the clock synchronization algorithm. The value is represented in 2's complement format. This value does not include the value limitation and the application of the external rate correction. If the magnitude of the internally calculated rate correction value exceeds the limit given by rate_correction_out in the Protocol Configuration Register 13 (FR_PCR13), the clock correction reached limit interrupt flag CCL_IF is set in the Protocol Interrupt Flag Register 0 (FR_PIFR0).</p> <p>Note: If the CC was not able to calculate a new rate correction term due to a lack of synchronization frames, the RATECORR value is not updated.</p>

29.5.2.30 Offset Correction Value Register (FR_OFCORVR)




Figure 29-30. Offset Correction Value Register (FR_OFCORVR)

This register provides the sign extended offset correction value in microticks as it was calculated by the clock synchronization algorithm. The CC updates this register during the NIT.

Table 29-35. FR_OFCORVR field descriptions

Field	Description
OFFSETCORR	<p>Offset Correction Value — Protocol-related variable: <i>vOffsetCorrection</i> (before value limitation and external offset correction)</p> <p>This field provides the sign extended offset correction value in microticks as it was calculated by the clock synchronization algorithm. The value is represented in 2's complement format. This value does not include the value limitation and the application of the external offset correction. If the magnitude of the internally calculated rate correction value exceeds the limit given by offset_correction_out field in the Protocol Configuration Register 29 (FR_PCR29), the clock correction reached limit interrupt flag CCL_IF is set in the Protocol Interrupt Flag Register 0 (FR_PIFR0).</p> <p>Note: If the CC was not able to calculate a new offset correction term due to a lack of synchronization frames, the OFFSETCORR value is not updated.</p>

29.5.2.31 Combined Interrupt Flag Register (FR_CIFR)




Figure 29-31. Combined Interrupt Flag Register (FR_CIFR)

This register provides five combined interrupt flags and a copy of three individual interrupt flags. The combined interrupt flags are the result of a binary OR of the values of other interrupt flags regardless of the state of the interrupt enable bits. The generation scheme for the combined interrupt flags is depicted in [Figure 29-159](#). The individual interrupt flags WUPIF, FAFBIF, and FAFAIF are copies of corresponding flags in the [Global Interrupt Flag and Enable Register \(FR_GIFER\)](#) and are provided here to simplify the application interrupt flag check. To clear the individual interrupt flags, the application must use the [Global Interrupt Flag and Enable Register \(FR_GIFER\)](#).

NOTE

The meanings of the combined status bits MIF, PRIF, CHIF, RBIF, and TBIF are different from those mentioned in the [Global Interrupt Flag and Enable Register \(FR_GIFER\)](#).

Table 29-36. FR_CIFR field descriptions

Field	Description
MIF	Module Interrupt Flag — This flag is set if there is at least one interrupt source that has its interrupt flag asserted. 0 No interrupt source has its interrupt flag asserted. 1 At least one interrupt source has its interrupt flag asserted.
PRIF	Protocol Interrupt Flag — This flag is set if at least one of the individual protocol interrupt flags in the Protocol Interrupt Flag Register 0 (FR_PIFR0) or Protocol Interrupt Flag Register 1 (FR_PIFR1) is equal to 1. 0 All individual protocol interrupt flags are equal to 0. 1 At least one of the individual protocol interrupt flags is equal to 1.
CHIF	CHI Interrupt Flag — This flag is set if at least one of the individual CHI error flags in the CHI Error Flag Register (FR_CHIERFR) is equal to 1. 0 All CHI error flags are equal to 0. 1 At least one CHI error flag is equal to 1.
WUPIF	Wakeup Interrupt Flag — Provides the same value as FR_GIFER[WUPIF].
FAFBIF	Receive FIFO Channel B Almost Full Interrupt Flag — Provides the same value as FR_GIFER[FAFBIF].
FAFAIF	Receive FIFO Channel A Almost Full Interrupt Flag — Provides the same value as FR_GIFER[FAFAIF].
RBIF	Receive Message Buffer Interrupt Flag — This flag is set if for at least one of the individual receive message buffers (FR_MBCCSR n [MTD] = 0) the interrupt flag MBIF in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) is equal to 1. 0 None of the individual receive message buffers has the MBIF flag asserted. 1 At least one individual receive message buffer has the MBIF flag asserted.
TBIF	Transmit Message Buffer Interrupt Flag — This flag is set if for at least one of the individual transmit message buffers (FR_MBCCSR n [MTD] = 1) the interrupt flag MBIF in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) is equal to 1. 0 None of the individual transmit message buffers has the MBIF flag asserted. 1 At least one individual transmit message buffer has the MBIF flag asserted.

29.5.2.32 System Memory Access Time-Out Register (FR_SYMATOR)




Figure 29-32. System Memory Access Time-Out Register (FR_SYMATOR)

Table 29-37. FR_SYMATOR field descriptions

Field	Description
TIMEOUT	System Memory Access Time-Out — This value defines when a system bus access timeout is detected. For a detailed description see Section 29.7.1.1, Configure System Memory Access Time-Out Register (FR_SYMATOR) , and Section 29.6.19.1.2, System Bus Access Timeout .

29.5.2.33 Sync Frame Counter Register (FR_SFCNTR)




Figure 29-33. Sync Frame Counter Register (FR_SFCNTR)

This register provides the number of synchronization frames that are used for clock synchronization in the last even and in the last odd numbered communication cycle. This register is updated after the start of the NIT and before 10 MT after offset correction start.

NOTE

If the application has locked the even synchronization table at the end of the static segment of an even communication cycle, the CC will not update the fields SFEVB and SFEVA.

If the application has locked the odd synchronization table at the end of the static segment of an odd communication cycle, the CC will not update the values SFODB and SFODA.

Table 29-38. FR_SFCNTR field descriptions

Field	Description
SFEVB	Sync Frames Channel B, even cycle — Protocol-related variable: size of (vsSynclListB for even cycle) This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.
SFEVA	Sync Frames Channel A, even cycle — Protocol-related variable: size of (vsSynclListA for even cycle) This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.

Table 29-38. FR_SFCNTR field descriptions (continued)

Field	Description
SFODB	Sync Frames Channel B, odd cycle — Protocol-related variable: size of (vsSyncIdListB for odd cycle) This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.
SFODA	Sync Frames Channel A, odd cycle — Protocol-related variable: size of (vsSyncIdListA for odd cycle) This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.

29.5.2.34 Sync Frame Table Offset Register (FR_SFTOR)




Figure 29-34. Sync Frame Table Offset Register (FR_SFTOR)

This register defines the FlexRay memory-area-related offset for sync frame tables. For more details, see [Section 29.6.12, Sync Frame ID and Sync Frame Deviation Tables](#).

Table 29-39. FR_SFTOR field description

Field	Description
SFT_OFFSET	Sync Frame Table Offset — The offset of the Sync Frame Tables in the FlexRay memory area. This offset is required to be 16-bit aligned. Thus STF_OFFSET[0] is always 0.

29.5.2.35 Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)




Figure 29-35. Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)

This register provides configuration, control, and status information related to the generation and access of the clock sync ID tables and clock sync measurement tables. For a detailed description, see [Section 29.6.12, Sync Frame ID and Sync Frame Deviation Tables](#).

Table 29-40. FR_SFTCCSR field descriptions

Field	Description
ELKT	Even Cycle Tables Lock/Unlock Trigger — This trigger bit is used to lock and unlock the even cycle tables. 0 No effect. 1 Triggers lock/unlock of the even cycle tables.
OLKT	Odd Cycle Tables Lock/Unlock Trigger — This trigger bit is used to lock and unlock the odd cycle tables. 0 No effect. 1 Triggers lock/unlock of the odd cycle tables.
CYCNUM	Cycle Number — This field provides the number of the cycle in which the currently locked table was recorded. If none or both tables are locked, this value is related to the even cycle table.
ELKS	Even Cycle Tables Lock Status — This status bit indicates whether the application has locked the even cycle tables. 0 Application has not locked the even cycle tables. 1 Application has locked the even cycle tables.
OLKS	Odd Cycle Tables Lock Status — This status bit indicates whether the application has locked the odd cycle tables. 0 Application has not locked the odd cycle tables. 1 Application has locked the odd cycle tables.
EVAL	Even Cycle Tables Valid — This status bit indicates whether the Sync Frame ID and Sync Frame Deviation Tables for the even cycle are valid. The CC clears this status bit when it starts updating the tables, and sets this bit when it has finished the table update. 0 Tables are not valid (update is ongoing). 1 Tables are valid (consistent).
OVAL	Odd Cycle Tables Valid — This status bit indicates whether the Sync Frame ID and Sync Frame Deviation Tables for the odd cycle are valid. The CC clears this status bit when it starts updating the tables, and sets this bit when it has finished the table update. 0 Tables are not valid (update is ongoing). 1 Tables are valid (consistent).
OPT	One Pair Trigger — This trigger bit controls whether the CC writes continuously or only one pair of Sync Frame Tables into the FlexRay memory area. If this trigger is set to 1 while SDVEN or SIDEN is set to 1, the CC writes only one pair of the enabled Sync Frame Tables corresponding to the next even-odd-cycle pair into the FlexRay memory area. In this case, the CC clears the SDVEN or SIDEN bits immediately. If this trigger is set to 0 while SDVEN or SIDEN is set to 1, the CC writes continuously the enabled Sync Frame Tables into the FlexRay memory area. 0 Continuously write pairs of enabled Sync Frame Tables into FlexRay memory area. 1 Write only one pair of enabled Sync Frame Tables into FlexRay memory area.
SDVEN	Sync Frame Deviation Table Enable — This bit controls the generation of the Sync Frame Deviation Tables. The application must set this bit to request the CC to write the Sync Frame Deviation Tables into the FlexRay memory area. 0 Do not write Sync Frame Deviation Tables. 1 Write Sync Frame Deviation Tables into FlexRay memory area. Note: If SDVEN is set to 1, then SIDEN must also be set to 1.
SIDEN	Sync Frame ID Table Enable — This bit controls the generation of the Sync Frame ID Tables. The application must set this bit to 1 to request the CC to write the Sync Frame ID Tables into the FlexRay memory area. 0 Do not write Sync Frame ID Tables. 1 Write Sync Frame ID Tables into FlexRay memory area.

29.5.2.36 Sync Frame ID Rejection Filter Register (FR_SFIDRFR)




Figure 29-36. Sync Frame ID Rejection Filter Register (FR_SFIDRFR)

This register defines the Sync Frame Rejection Filter ID. The application must update this register outside of the static segment. If the application updates this register in the static segment, it can appear that the CC accepts the sync frame in the current cycle.

Table 29-41. FR_SFIDRFR field descriptions

Field	Description
SYNFRID	Sync Frame Rejection ID — This field defines the frame ID of a frame that must not be used for clock synchronization. For details see Section 29.6.15.2, Sync Frame Rejection Filtering .

29.5.2.37 Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)




Figure 29-37. Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)

This register defines the sync frame acceptance filter value. For details on filtering, see [Section 29.6.15, Sync Frame Filtering](#).

Table 29-42. FR_SFIDAFVR field descriptions

Field	Description
FVAL	Filter Value — This field defines the value for the sync frame acceptance filtering.

29.5.2.38 Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)




Figure 29-38. Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)

This register defines the sync frame acceptance filter mask. For details on filtering see [Section 29.6.15.1, Sync Frame Acceptance Filtering](#).

Table 29-43. FR_SFIDAFMR field descriptions

Field	Description
FMSK	Filter Mask — This field defines the mask for the sync frame acceptance filtering.

29.5.2.39 Network Management Vector Registers (FR_NMVR0–FR_NMVR5)

Base + 0x004C (FR_NMVR0)

Base + 0x004E (FR_NMVR1)

Base + 0x0050 (FR_NMVR2)

Base + 0x0052 (FR_NMVR3)

Base + 0x0054 (FR_NMVR4)

Base + 0x0056 (FR_NMVR5)




Figure 29-39. Network Management Vector Registers (FR_NMVR0–FR_NMVR5)

Each of these six registers holds one part of the Network Management Vector. The length of the Network Management Vector is configured in the [Network Management Vector Length Register \(FR_NMVLR\)](#). If FR_NMVLR is programmed with a value that is less than twelve bytes, the remaining bytes of the [Network Management Vector Registers \(FR_NMVR0–FR_NMVR5\)](#), which are not used for the Network Management Vector accumulating, will remain zero.

The NMVR provides accrued information over all received NMVs in the last communication cycle. All NMVs received in one cycle are ORed into the NMVR. The NMVR is updated at the end of the communication cycle.

Table 29-44. NMVR[0:5] field descriptions

Field	Description
NMVP	Network Management Vector Part — The mapping between the Network Management Vector Registers (FR_NMVR0–FR_NMVR5) and the receive message buffer payload bytes in NMV[0:11] is depicted in Table 29-45 .

Table 29-45. Mapping of NMVR_n to the Received Payload Bytes NMV_n

NMVR _n Register	NMV _n Received Payload
FR_NMVR0[NMVP[15:8]]	NMV0
FR_NMVR0[NMVP[7:0]]	NMV1
FR_NMVR1[NMVP[15:8]]	NMV2
FR_NMVR1[NMVP[7:0]]	NMV3
...	...
FR_NMVR5[NMVP[15:8]]	NMV10
FR_NMVR5[NMVP[7:0]]	NMV11

29.5.2.40 Network Management Vector Length Register (FR_NMVLR)

Base + 0x0058

Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	NMVL			
W	[Shaded]												NMVL			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-40. Network Management Vector Length Register (FR_NMVLR)

This register defines the length of the network management vector in bytes.

Table 29-46. FR_NMVLR field descriptions

Field	Description
NMVL	Network Management Vector Length — Protocol-related variable: gNetworkManagementVectorLength This field defines the length of the Network Management Vector in bytes. Legal values are between 0 and 12.

29.5.2.41 Timer Configuration and Control Register (FR_TICCR)

Base + 0x005A

Write: T2_CFG: *POC:config*

T2_REP, T1_REP, T1SP, T2SP, T1TR, T2TR: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	T2_CFG	T2_REP	0	0	0	T2ST	0	0	0	T1_REP	0	0	0	T1ST
W	[Shaded]		T2_CFG	T2_REP	[Shaded]	T2SP	T2TR	[Shaded]	[Shaded]	[Shaded]	[Shaded]	T1_REP	[Shaded]	T1SP	T1TR	[Shaded]
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-41. Timer Configuration and Control Register (FR_TICCR)

This register is used to configure and control the two timers T1 and T2. For timer details, see [Section 29.6.17, Timer Support](#). The Timer T1 is an absolute timer. The Timer T2 can be configured as an absolute or relative timer.

Table 29-47. FR_TICCR field descriptions

Field	Description
T2_CFG	Timer T2 Configuration — This bit configures the timebase mode of Timer T2. 0 Timer T2 is absolute timer. 1 Timer T2 is relative timer.
T2_REP	Timer T2 Repetitive Mode — This bit configures the repetition mode of Timer T2. 0 Timer T2 is non-repetitive. 1 Timer T2 is repetitive.
T2SP	Timer T2 Stop — This trigger bit is used to stop timer T2. 0 No effect. 1 Stop timer T2.
T2TR	Timer T2 Trigger — This trigger bit is used to start timer T2. 0 No effect. 1 Start timer T2.

Table 29-47. FR_TICCR field descriptions (continued)

Field	Description
T2ST	Timer T2 State — This status bit provides the current state of timer T2. 0 Timer T2 is idle. 1 Timer T2 is running.
T1_REP	Timer T1 Repetitive Mode — This bit configures the repetition mode of timer T1. 0 Timer T1 is non-repetitive. 1 Timer T1 is repetitive.
T1SP	Timer T1 Stop — This trigger bit is used to stop timer T1. 0 No effect. 1 Stop timer T1.
T1TR	Timer T1 Trigger — This trigger bit is used to start timer T1. 0 No effect. 1 Start timer T1.
T1ST	Timer T1 State — This status bit provides the current state of timer T1. 0 Timer T1 is idle. 1 Timer T1 is running.

NOTE

Both timers are deactivated immediately when the protocol enters a state different from *POC:normal active* or *POC:normal passive*.

29.5.2.42 Timer 1 Cycle Set Register (FR_T1CYSR)




Figure 29-42. Timer 1 Cycle Set Register (FR_T1CYSR)

This register defines the cycle filter value and the cycle filter mask for timer T1. For a detailed description of timer T1, refer to [Section 29.6.17.1, Absolute Timer T1](#).

Table 29-48. FR_T1CYSR field descriptions

Field	Description
T1_CYC_VAL	Timer T1 Cycle Filter Value — This field defines the cycle filter value for timer T1.
T1_CYC_MSK	Timer T1 Cycle Filter Mask — This field defines the cycle filter mask for timer T1.

NOTE

If the application modifies the value in this register while the timer is running, the change becomes effective immediately and timer T1 will expire according to the changed value.

29.5.2.43 Timer 1 Macrotick Offset Register (FR_TI1MTOR)




Figure 29-43. Timer 1 Macrotick Offset Register (FR_TI1MTOR)

This register holds the macrotick offset value for timer T1. For a detailed description of timer T1, refer to [Section 29.6.17.1, Absolute Timer T1](#).

Table 29-49. FR_TI1MTOR field descriptions

Field	Description
T1_MTOFFSET	Timer 1 Macrotick Offset — This field defines the macrotick offset value for timer 1.

NOTE

If the application modifies the value in this register while the timer is running, the change becomes effective immediately and timer T1 will expire according to the changed value.

29.5.2.44 Timer 2 Configuration Register 0 (FR_TI2CR0)




Figure 29-44. Timer 2 Configuration Register 0 (FR_TI2CR0)

The content of this register depends on the value of the T2_CFG bit in the [Timer Configuration and Control Register \(FR_TICCR\)](#). For a detailed description of timer T2, refer to [Section 29.6.17.2, Absolute / Relative Timer T2](#).

Table 29-50. FR_TI2CR0 field descriptions

Field	Description
Fields for absolute timer T2 (FR_TICCR[T2_CFG] = 0)	
T2_CYC_VAL	Timer T2 Cycle Filter Value — This field defines the cycle filter value for timer T2.
T2_CYC_MSK	Timer T2 Cycle Filter Mask — This field defines the cycle filter mask for timer T2.
Fields for relative timer T2 (FR_TICCR[T2_CFG] = 1)	
T2_MTCNT[31:16]	Timer T2 Macrotick High Word — This field defines the high word of the macrotick count for timer T2.

NOTE

If timer T2 is configured as an *absolute* timer and the application modifies the values in this register while the timer is running, the change becomes effective immediately and timer T2 will expire according to the changed values.

If timer T2 is configured as a *relative* timer and the application changes the values in this register while the timer is running, the change becomes effective when the timer has expired according to the old values.

29.5.2.45 Timer 2 Configuration Register 1 (FR_TI2CR1)




Figure 29-45. Timer 2 Configuration Register 1 (FR_TI2CR1)

The content of this register depends on the value of the T2_CFG bit in the [Timer Configuration and Control Register \(FR_TICCR\)](#). For a detailed description of timer T2, refer to [Section 29.6.17.2, Absolute / Relative Timer T2](#).

Table 29-51. FR_TI2CR1 field descriptions

Field	Description
Fields for absolute timer T2 (FR_TICCR[T2_CFG] = 0)	
T2_MTOFFSET	Timer T2 Macrotick Offset — This field holds the macrotick offset value for timer T2.
Fields for relative timer T2 (FR_TICCR[T2_CFG] = 1)	
T2_MTCNT[15:0]	Timer T2 Macrotick Low Word — This field defines the low word of the macrotick value for timer T2.

NOTE

If timer T2 is configured as an *absolute* timer and the application modifies the values in this register while the timer is running, the change becomes effective immediately and the timer T2 will expire according to the changed values.

If timer T2 is configured as a *relative* timer and the application changes the values in this register while the timer is running, the change becomes effective when the timer has expired according to the old values.

29.5.2.46 Slot Status Selection Register (FR_SSSR)




Figure 29-46. Slot Status Selection Register (FR_SSSR)

This register is used to access the four internal non-memory mapped slot status selection registers FR_SSSR0 to FR_SSSR3. Each internal register selects a slot, or symbol window/NIT, whose status vector will be saved in the corresponding [Slot Status Registers \(FR_SSR0–FR_SSR7\)](#) according to [Table 29-53](#). For a detailed description of slot status monitoring, refer to [Section 29.6.18, Slot Status Monitoring](#).

Table 29-52. FR_SSSR field descriptions

Field	Description
WMD	Write Mode — This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL field only on write access.
SEL	Selector — This field selects one of the four internal slot status selection registers for access. 00 Select FR_SSSR0. 01 Select FR_SSSR1. 10 Select FR_SSSR2. 11 Select FR_SSSR3.
SLOTNUMBER	Slot Number — This field specifies the number of the slot whose status will be saved in the corresponding slot status registers. Note: If this value is set to 0, the related slot status register provides the status of the symbol window after the NIT start, and provides the status of the NIT after the cycle start.

Table 29-53. Mapping Between FR_SSSR_n and FR_SSR_n

Internal Slot Status Selection Register	Write the Slot Status of the Slot Selected by FR_SSSR _n for each			
	Even Communication Cycle		Odd Communication Cycle	
	For Channel B to	For Channel A to	For Channel B to	For Channel A to
FR_SSSR0	FR_SSR0[15:8]	FR_SSR0[7:0]	FR_SSR1[15:8]	FR_SSR1[7:0]
FR_SSSR1	FR_SSR2[15:8]	FR_SSR2[7:0]	FR_SSR3[15:8]	FR_SSR3[7:0]
FR_SSSR2	FR_SSR4[15:8]	FR_SSR4[7:0]	FR_SSR5[15:8]	FR_SSR5[7:0]
FR_SSSR3	FR_SSR6[15:8]	FR_SSR6[7:0]	FR_SSR7[15:8]	FR_SSR7[7:0]

29.5.2.47 Slot Status Counter Condition Register (FR_SSCCR)




Figure 29-47. Slot Status Counter Condition Register (FR_SSCCR)

This register is used to access and program the four internal non-memory mapped Slot Status Counter Condition Registers FR_SSCCR0 to FR_SSCCR3. Each of these four internal slot status counter condition registers defines the mode and the conditions for incrementing the counter in the corresponding [Slot Status Counter Registers \(FR_SSCR0–FR_SSCR3\)](#). The correspondence is given in [Table 29-55](#). For a detailed description of slot status counters, refer to [Section 29.6.18.4, Slot Status Counter Registers](#).

Table 29-54. FR_SSCCR field descriptions

Field	Description
WMD	Write Mode — This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL field only on write access.
SEL	Selector — This field selects one of the four internal slot counter condition registers for access. 00 Select FR_SSCCR0. 01 Select FR_SSCCR1. 10 Select FR_SSCCR2. 11 Select FR_SSCCR3.
CNTCFG	Counter Configuration — This bit field controls the channel-related incrementing of the slot status counter. 00 Increment by 1 if condition is fulfilled on channel A. 01 Increment by 1 if condition is fulfilled on channel B. 10 Increment by 1 if condition is fulfilled on at least one channel. 11 Increment by 2 if condition is fulfilled on both channels. Increment by 1 if condition is fulfilled on only one channel.
MCY	Multi Cycle Selection — This bit defines whether the slot status counter accumulates over multiple communication cycles or provides information for the previous communication cycle only. 0 The Slot Status Counter provides information for the previous communication cycle only. 1 The Slot Status Counter accumulates over multiple communication cycles.
VFR	Valid Frame Restriction — This bit is used to restrict the counter to received valid frames. 0 The counter is not restricted to valid frames only. 1 The counter is restricted to valid frames only.
SYF	Sync Frame Restriction — This bit is used to restrict the counter to received frames with the sync frame indicator bit set to 1. 0 The counter is not restricted with respect to the sync frame indicator bit. 1 The counter is restricted to frames with the sync frame indicator bit set to 1.
NUF	Null Frame Restriction — This bit is used to restrict the counter to received frames with the null frame indicator bit set to 0. 0 The counter is not restricted with respect to the null frame indicator bit. 1 The counter is restricted to frames with the null frame indicator bit set to 0.

Table 29-54. FR_SSCCR field descriptions (continued)

Field	Description
SUF	Startup Frame Restriction — This bit is used to restrict the counter to received frames with the startup frame indicator bit set to 1. 0 The counter is not restricted with respect to the startup frame indicator bit. 1 The counter is restricted to received frames with the startup frame indicator bit set to 1.
STATUSMASK[3:0]	Slot Status Mask — This bit field is used to enable the counter with respect to the four slot status error indicator bits. STATUSMASK[3] – This bit enables the counting for slots with the syntax error indicator bit set to 1. STATUSMASK[2] – This bit enables the counting for slots with the content error indicator bit set to 1. STATUSMASK[1] – This bit enables the counting for slots with the boundary violation indicator bit set to 1. STATUSMASK[0] – This bit enables the counting for slots with the transmission conflict indicator bit set to 1.

Table 29-55. Mapping between internal FR_SSCCR_n and FR_SSCR_n

Condition Register	Condition Defined for Register
FR_SSCCR0	FR_SSCR0
FR_SSCCR1	FR_SSCR1
FR_SSCCR2	FR_SSCR2
FR_SSCCR3	FR_SSCR3

29.5.2.48 Slot Status Registers (FR_SSR0–FR_SSR7)

- Base + 0x0068 (FR_SSR0)
- Base + 0x006A (FR_SSR1)
- Base + 0x006C (FR_SSR2)
- Base + 0x006E (FR_SSR3)
- Base + 0x0070 (FR_SSR4)
- Base + 0x0072 (FR_SSR5)
- Base + 0x0074 (FR_SSR6)
- Base + 0x0076 (FR_SSR7)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	TCB	VFA	SYA	NFA	SUA	SEA	CEA	BVA	TCA
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-48. Slot Status Registers (FR_SSR0–FR_SSR7)

Each of these eight registers holds the status vector of the slot specified in the corresponding internal slot status selection register, which can be programmed using the [Slot Status Selection Register \(FR_SSSR\)](#). Each register is updated after the end of the corresponding slot as shown in [Figure 29-155](#). The register bits are directly related to the protocol variables and described in more detail in [Section 29.6.18, Slot Status Monitoring](#).

Table 29-56. FR_SSR0–FR_SSR7 field descriptions

Field	Description
VFB	Valid Frame on Channel B — Protocol-related variable: <i>vSS!ValidFrame</i> channel B 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYB	Sync Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel B 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFB	Null Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel B 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1
SUB	Startup Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel B 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEB	Syntax Error on Channel B — Protocol-related variable: <i>vSS!SyntaxError</i> channel B 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEB	Content Error on Channel B — Protocol-related variable: <i>vSS!ContentError</i> channel B 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1
BVB	Boundary Violation on Channel B — Protocol-related variable: <i>vSS!BViolation</i> channel B 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1
TCB	Transmission Conflict on Channel B — Protocol-related variable: <i>vSS!TxConflict</i> channel B 0 <i>vSS!TxConflict</i> = 0 1 <i>vSS!TxConflict</i> = 1
VFA	Valid Frame on Channel A — Protocol-related variable: <i>vSS!ValidFrame</i> channel A 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYA	Sync Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel A 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFA	Null Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel A 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1
SUA	Startup Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel A 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEA	Syntax Error on Channel A — Protocol-related variable: <i>vSS!SyntaxError</i> channel A 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEA	Content Error on Channel A — Protocol-related variable: <i>vSS!ContentError</i> channel A 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1

Table 29-56. FR_SSR0–FR_SSR7 field descriptions (continued)

Field	Description
BVA	Boundary Violation on Channel A — Protocol-related variable: <i>vSS!BViolation</i> channel A 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1
TCA	Transmission Conflict on Channel A — Protocol-related variable: <i>vSS!TxConflict</i> channel A 0 <i>vSS!TxConflict</i> = 0 1 <i>vSS!TxConflict</i> = 1

29.5.2.49 Slot Status Counter Registers (FR_SSCR0–FR_SSCR3)

Base + 0x0078 (FR_SSCR0)

Additional Reset: RUN Command

Base + 0x007A (FR_SSCR1)

Base + 0x007C (FR_SSCR2)

Base + 0x007E (FR_SSCR3)




Figure 29-49. Slot Status Counter Registers (FR_SSCR0–FR_SSCR3)

Each of these four registers provides the slot status counter value for the previous communication cycle(s) and is updated at the cycle start. The provided value depends on the control bits and fields in the related internal slot status counter condition register *FR_SSCCR_n*, which can be programmed by using the [Slot Status Counter Condition Register \(FR_SSCCR\)](#). For more details, see [Section 29.6.18.4, Slot Status Counter Registers](#).

NOTE

If the counter has reached its maximum value 0xFFFF and is in the multicycle mode (*FR_SSCCR_n[MCY]* = 1), the counter is not reset to 0x0000. The application can reset the counter by clearing the *FR_SSCCR_n[MCY]* bit and waiting for the next cycle start, when the CC clears the counter. Subsequently, the counter can be set into the multicycle mode again.

Table 29-57. FR_SSCR0–FR_SSCR3 field descriptions

Field	Description
SLOTSTATUSCNT	Slot Status Counter — This field provides the current value of the Slot Status Counter.

29.5.2.50 MTS A Configuration Register (FR_MTSACFR)

Base + 0x0080

Write: MTE: Anytime
CYCCNTMSK, CYCCNTVAL: *POC:config*




Figure 29-50. MTS A Configuration Register (FR_MTSACFR)

This register controls the transmission of the Media Access Test Symbol MTS on channel A. For more details, see [Section 29.6.13, MTS Generation](#).

Table 29-58. FR_MTSACFR field descriptions

Field	Description
MTE	Media Access Test Symbol Transmission Enable — This control bit is used to enable and disable the transmission of the Media Access Test Symbol in the selected set of cycles. 0 MTS transmission disabled. 1 MTS transmission enabled.
CYCCNTMSK	Cycle Counter Mask — This field provides the filter mask for the MTS cycle count filter.
CYCCNTVAL	Cycle Counter Value — This field provides the filter value for the MTS cycle count filter.

29.5.2.51 MTS B Configuration Register (MTSBCFR)

Base + 0x0082

Write: MTE: Anytime
CYCCNTMSK, CYCCNTVAL: *POC:config*




Figure 29-51. MTS B Configuration Register (MTSBCFR)

This register controls the transmission of the Media Access Test Symbol MTS on channel B. For more details, see [Section 29.6.13, MTS Generation](#).

Table 29-59. MTSBCFR field descriptions

Field	Description
MTE	Media Access Test Symbol Transmission Enable — This control bit is used to enable and disable the transmission of the Media Access Test Symbol in the selected set of cycles. 0 MTS transmission disabled. 1 MTS transmission enabled.
CYCCNTMSK	Cycle Counter Mask — This field provides the filter mask for the MTS cycle count filter.
CYCCNTVAL	Cycle Counter Value — This field provides the filter value for the MTS cycle count filter.

29.5.2.52 Receive Shadow Buffer Index Register (FR_RSBIIR)

Base + 0x0084

16-bit write access required

Write: WMD, SEL: Any Time
RSBIDX: *POC:config*




Figure 29-52. Receive Shadow Buffer Index Register (FR_RSBIIR)

This register is used to provide and retrieve the indices of the message buffer header fields currently associated with the receive shadow buffers. For more details on the receive shadow buffer concept, refer to [Section 29.6.6.3.5, Receive Shadow Buffers Concept](#).

Table 29-60. FR_RSBIIR field descriptions

Field	Description
WMD	Write Mode — This bit controls the write mode for this register. 0 Update SEL and RSBIDX field on register write. 1 Update only SEL field on register write.
SEL	Selector — This field is used to select the internal receive shadow buffer index register for access. 00 FR_RSBIIR_A1 — Receive shadow buffer index register for channel A, segment 1. 01 FR_RSBIIR_A2 — Receive shadow buffer index register for channel A, segment 2. 10 FR_RSBIIR_B1 — Receive shadow buffer index register for channel B, segment 1. 11 FR_RSBIIR_B2 — Receive shadow buffer index register for channel B, segment 2.
RSBIDX _{A1} RSBIDX _{A2} RSBIDX _{B1} RSBIDX _{B2}	Receive Shadow Buffer Index — This field contains the current index of the message buffer header field of the receive shadow message buffer selected by the SEL field. The CC uses this index to determine the physical location of the shadow buffer header field in the FlexRay memory area. The CC will update this field during receive operation. The application provides initial message buffer header index value in the configuration phase. CC: Updates the message buffer header index after successful reception. Application: Provides initial message buffer header index. Legal Values are $0 \leq i \leq 67$. Illegal values will be detected during the message buffer search.

29.5.2.53 Receive FIFO Start Data Offset Register (FR_RFSDOR)

Base + 0x00E6

Write: *POC:config*




Figure 29-53. Receive FIFO Start Data Offset Register (FR_RFSDOR)

Table 29-61. FR_RFSDOR field descriptions

Field	Description
SDO _A SDO _B	Start Data Field Offset — This field defines the data field offset of the header field of the first message buffer of the selected FIFO. The CC uses the value of the SDO field to determine the physical location of the receiver FIFO's first message buffer header field. For configuration constraints see Section 29.7.1.2, Configure Data Field Offsets .

NOTE

Since all data fields of the FIFO are of equal length and are located at subsequent system memory addresses, the content of the FR_RFSDOR register corresponds to the start address of payload area of the selected FIFO.

29.5.2.54 Receive FIFO System Memory Base Address Register (FR_RFSYMBADR)




Figure 29-54. Receive FIFO System Memory Base Address High Register (FR_RFSYMBADR)




Figure 29-55. Receive FIFO System Memory Base Address Low Register (FR_RFSYMBADR)

These registers define the system memory base address for the receive FIFO if the FIFO address mode bit FR_MCR[FAM] is set to 1. The system memory base address is used by the BMIF to calculate the physical memory address for system memory accesses for the FIFOs.

Table 29-62. FR_RFSYMBADR field descriptions

Field	Description
SMBA	System Memory Base Address — This is the value of the system memory base address for the receive FIFO if the FIFO address mode bit FR_MCR[FAM] is set to 1. It is defined as a byte address.

29.5.2.55 Receive FIFO Periodic Timer Register (FR_RFPTR)




Figure 29-56. Receive FIFO Periodic Timer Register (FR_RFPTR)

This register holds periodic timer duration for the periodic FIFO timer. The periodic timer applies to both FIFOs (see [Section 29.6.9.3, FIFO Periodic Timer](#)).

Table 29-63. FR_RFPTR field descriptions

Field	Description
PTD	Periodic Timer Duration — This value defines the periodic timer duration in terms of macroticks. 0000 Timer stays expired. 3FFF Timer never expires. Other Timer expires after specified number of macroticks, expires, and is restarted at each cycle start.

29.5.2.56 Receive FIFO Watermark and Selection Register (FR_RFWMSR)




Figure 29-57. Receive FIFO Watermark and Selection Register (FR_RFWMSR)

This register is used to:

- Select a receiver FIFO for subsequent programming access through the receiver FIFO configuration registers summarized in [Table 29-64](#).
- Define the watermark for the selected FIFO.

Table 29-64. SEL Controlled Receiver FIFO Registers

Register
Receive FIFO Start Index Register (FR_RFSIR)
Receive FIFO Depth and Size Register (RFDSR)
Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMDAFVR)
Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMDAFMR)
Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)
Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)
Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)
Receive FIFO Range Filter Control Register (FR_RFRFCTR)

Table 29-65. FR_RFWMSR field descriptions

Field	Description
WM _A WM _B	Watermark — This field defines the watermark value for the selected FIFO. This value is used to control the generation of the almost full interrupt flags.
SEL	Select — This control bit selects the receiver FIFO for subsequent programming. 0 Receiver FIFO for channel A selected. 1 Receiver FIFO for channel B selected.

29.5.2.57 Receive FIFO Start Index Register (FR_RFSIR)

Base + 0x0088

Write: *POC:config*




Figure 29-58. Receive FIFO Start Index Register (FR_RFSIR)

This register defines the message buffer header index of the first message buffer of the selected FIFO.

Table 29-66. FR_RFSIR field descriptions

Field	Description
SIDX _A SIDX _B	Start Index — This field defines the number of the message buffer header field of the first message buffer of the selected FIFO. The CC uses the value of the SIDX field to determine the physical location of the receiver FIFO's first message buffer header field.

29.5.2.58 Receive FIFO Depth and Size Register (RFDSR)

Base + 0x008A

Write: *POC:config*




Figure 29-59. Receive FIFO Depth and Size Register (RFDSR)

This register defines the structure of the selected FIFO, i.e., the number of entries and the size of each entry.

Table 29-67. RFDSR field descriptions

Field	Description
FIFO_DEPTH _A FIFO_DEPTH _B	FIFO Depth — This field defines the depth of the selected FIFO, i.e., the number of entries. Note: If the FIFO_DEPTH is configured to 0, FR_RFFIDRFMR[FIDRFMSK] must also be configured to 0 to ensure that no frames are received into the FIFO.
ENTRY_SIZE _A ENTRY_SIZE _B	Entry Size — This field defines the size of the frame data sections for the selected FIFO in 2 byte entities.

29.5.2.59 Receive FIFO A Read Index Register (FR_RFARIR)

Base + 0x008C




Figure 29-60. Receive FIFO A Read Index Register (FR_RFARIR)

This register provides the message buffer header index of the next available FIFO A entry that the application can read.

Table 29-68. FR_RFARIR field descriptions

Field	Description
RDIDX	Read Index — This field provides the message buffer header index of the next available FIFO message buffer that the application can read.

NOTE

If the FIFO is empty, the RDIDX field points to a physical message buffer with invalid content.

29.5.2.60 Receive FIFO B Read Index Register (FR_RFBRIR)

Base + 0x008E




Figure 29-61. Receive FIFO B Read Index Register (FR_RFBRIR)

This register provides the message buffer header index of the next available FIFO B entry that the application can read.

Table 29-69. FR_RFBRIR field descriptions

Field	Description
RDIDX	Read Index — This field provides the message buffer header index of the next available FIFO message buffer that the application can read.

NOTE

If the FIFO is empty, the RDIDX field points to a physical message buffer with invalid content.

29.5.2.61 Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

Base + 0x00EE




Figure 29-62. Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

This register provides the current fill level of the two receiver FIFOs and is used to pop a number of entries from the FIFOs.

Table 29-70. FR_RFFLPCR field descriptions

Field	Description
FLB	Fill Level FIFO B — This field provides the current number of entries in the FIFO B.
FLA	Fill Level FIFO A — This field provides the current number of entries in the FIFO A.
PCB	Pop Count FIFO B — This field defines the number of entries to be removed from FIFO B.
PCA	Pop Count FIFO A — This field defines the number of entries to be removed from FIFO A.

NOTE

If the pop count value PCA/PCB is greater than the current FIFO fill level FLB/FLA, then the FIFO is empty after the update. No notification is given that a number different than the required number of entries was removed.

29.5.2.62 Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)

Base + 0x0090

Write: *POC:config*




Figure 29-63. Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)

This register defines the filter value for the message ID acceptance filter of the selected FIFO. For details on message ID filtering see [Section 29.6.9.9, FIFO Filtering](#).

Table 29-71. FR_RFMIDAFVR field descriptions

Field	Description
MIDAFVAL _A MIDAFVAL _B	Message ID Acceptance Filter Value — Filter value for the message ID acceptance filter.

29.5.2.63 Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)




Figure 29-64. Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)

This register defines the filter mask for the message ID acceptance filter of the selected FIFO. For details on message ID filtering see [Section 29.6.9.9, FIFO Filtering](#).

Table 29-72. FR_RFMIDAFMR field descriptions

Field	Description
MIDAFMSK _A MIDAFMSK _B	Message ID Acceptance Filter Mask — Filter mask for the message ID acceptance filter.

29.5.2.64 Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)




Figure 29-65. Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)

This register defines the filter value for the frame ID rejection filter of the selected FIFO. For details on frame ID filtering see [Section 29.6.9.9, FIFO Filtering](#).

Table 29-73. FR_RFFIDRFVR field descriptions

Field	Description
FIDRFVAL _A FIDRFVAL _B	Frame ID Rejection Filter Value — Filter value for the frame ID rejection filter.

29.5.2.65 Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)




Figure 29-66. Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)

This register defines the filter mask for the frame ID rejection filter of the selected FIFO. For details on frame ID filtering see [Section 29.6.9.9, FIFO Filtering](#).

Table 29-74. FR_RFFIDRFMR field descriptions

Field	Description
FIDRFMSK	Frame ID Rejection Filter Mask — Filter mask for the frame ID rejection filter.

29.5.2.66 Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

Base + 0x0098

16-bit write access required

Write: WMD, IBD, SEL: Any Time

SID: *POC:config*




Figure 29-67. Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

This register provides access to the four internal frame ID range filter boundary registers of the selected FIFO. For details on frame ID range filter see [Section 29.6.9.9, FIFO Filtering](#).

Table 29-75. FR_RFRFCFR field descriptions

Field	Description
WMD	Write Mode — This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL and IBD field only on write access.
IBD	Interval Boundary — This control bit selects the interval boundary to be programmed with the SID value. 0 Program lower interval boundary. 1 Program upper interval boundary.
SEL	Filter Selector — This control field selects the frame ID range filter to be accessed. 00 Select frame ID range filter 0. 01 Select frame ID range filter 1. 10 Select frame ID range filter 2. 11 Select frame ID range filter 3.
SID _A SID _B	Slot ID — Defines the IBD-selected frame ID boundary value for the SEL-selected range filter.

29.5.2.67 Receive FIFO Range Filter Control Register (FR_RFRFCTR)

Base + 0x009A

Write: Anytime




Figure 29-68. Receive FIFO Range Filter Control Register (FR_RFRFCTR)

This register is used to enable and disable each frame ID range filter and to define whether it is running as acceptance or rejection filter.

Table 29-76. FR_RFRFCTR field descriptions (Sheet 1 of 2)

Field	Description
F3MD	Range Filter 3 Mode — This control bit defines the filter mode of the frame ID range filter 3. 0 Range filter 3 runs as acceptance filter. 1 Range filter 3 runs as rejection filter.
F2MD	Range Filter 2 Mode — This control bit defines the filter mode of the frame ID range filter 2. 0 Range filter 2 runs as acceptance filter. 1 Range filter 2 runs as rejection filter.
F1MD	Range Filter 1 Mode — This control bit defines the filter mode of the frame ID range filter 1. 0 Range filter 1 runs as acceptance filter. 1 Range filter 1 runs as rejection filter.
F0MD	Range Filter 0 Mode — This control bit defines the filter mode of the frame ID range filter 0. 0 Range filter 0 runs as acceptance filter. 1 Range filter 0 runs as rejection filter.
F3EN	Range Filter 3 Enable — This control bit is used to enable and disable the frame ID range filter 3. 0 Range filter 3 disabled. 1 Range filter 3 enabled.
F2EN	Range Filter 2 Enable — This control bit is used to enable and disable the frame ID range filter 2. 0 Range filter 2 disabled. 1 Range filter 2 enabled.
F1EN	Range Filter 1 Enable — This control bit is used to enable and disable the frame ID range filter 1. 0 Range filter 1 disabled. 1 Range filter 1 enabled.
F0EN	Range Filter 0 Enable — This control bit is used to enable and disable the frame ID range filter 0. 0 Range filter 0 disabled. 1 Range filter 0 enabled.

29.5.2.68 Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)

Base + 0x009C




Figure 29-69. Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)

This register provides the number of the last transmission slot in the dynamic segment for channel A. This register is updated after the end of the dynamic segment and before the start of the next communication cycle.

Table 29-77. FR_LDTXSLAR field descriptions

Field	Description
LASTDYNTXSLOTA	Last Dynamic Transmission Slot Channel A — Protocol-related variable: zLastDynTxSlot channel A Number of the last transmission slot in the dynamic segment for channel A. If no frame was transmitted during the dynamic segment on channel A, the value of this field is set to 0.

29.5.2.69 Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)

Base + 0x009E

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	LASTDYNTXSLOTB										
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-70. Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)

This register provides the number of the last transmission slot in the dynamic segment for channel B. This register is updated after the end of the dynamic segment and before the start of the next communication cycle.

Table 29-78. FR_LDTXSLBR field descriptions

Field	Description
LASTDYNTXSLOTB	Last Dynamic Transmission Slot Channel B — Protocol-related variable: <i>zLastDynTxSlot</i> channel B Number of the last transmission slot in the dynamic segment for channel B. If no frame was transmitted during the dynamic segment on channel B the value of this field is set to 0.

29.5.2.70 Protocol Configuration Registers

The following configuration registers provide the necessary configuration information to the protocol engine. The individual values in the registers are described in [Table 29-79](#). For more details about the FlexRay-related configuration parameters and the allowed parameter ranges, see *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.

Table 29-79. Protocol Configuration Register Fields

Name	Description ¹	Min	Max	Unit	FR_PCR
coldstart_attempts	<i>gdColdstartAttempts</i>			number	3
action_point_offset	<i>gdActionPointOffset</i> – 1			MT	0
cas_rx_low_max	<i>gdCASRxLowMax</i> – 1			<i>gdBit</i>	4
dynamic_slot_idle_phase	<i>gdDynamicSlotIdlePhase</i>			minislot	28
minislot_action_point_offset	<i>gdMinislotActionPointOffset</i> – 1			MT	3
minislot_after_action_point	<i>gdMinislot</i> - <i>gdMinislotActionPointOffset</i> – 1			MT	2
static_slot_length	<i>gdStaticSlot</i>			MT	0
static_slot_after_action_point	<i>gdStaticSlot</i> - <i>gdActionPointOffset</i> – 1			MT	13
symbol_window_exists	<i>gdSymbolWindow</i> ≠ 0	0	1	bool	9
symbol_window_after_action_point	<i>gdSymbolWindow</i> - <i>gdActionPointOffset</i> – 1			MT	6
tss_transmitter	<i>gdTSSTransmitter</i>			<i>gdBit</i>	5
wakeup_symbol_rx_idle	<i>gdWakeupSymbolRxIdle</i>			<i>gdBit</i>	5
wakeup_symbol_rx_low	<i>gdWakeupSymbolRxLow</i>			<i>gdBit</i>	3
wakeup_symbol_rx_window	<i>gdWakeupSymbolRxWindow</i>			<i>gdBit</i>	4

Table 29-79. Protocol Configuration Register Fields (continued)

Name	Description ¹	Min	Max	Unit	FR_PCR
wakeup_symbol_tx_idle	<i>gdWakeupSymbolTxIdle</i>			<i>gdBit</i>	8
wakeup_symbol_tx_low	<i>gdWakeupSymbolTxLow</i>			<i>gdBit</i>	5
noise_listen_timeout	$(gListenNoise \times pdListenTimeout) - 1$			μT	16/17
macro_initial_offset_a	<i>pMacroInitialOffset[A]</i>			MT	6
macro_initial_offset_b	<i>pMacroInitialOffset[B]</i>			MT	16
macro_per_cycle	<i>gMacroPerCycle</i>			MT	10
macro_after_first_static_slot	<i>gMacroPerCycle - gdStaticSlot</i>			MT	1
macro_after_offset_correction	<i>gMacroPerCycle - gOffsetCorrectionStart</i>			MT	28
max_without_clock_correction_fatal	<i>gMaxWithoutClockCorrectionFatal</i>			cyclepairs	8
max_without_clock_correction_passive	<i>gMaxWithoutClockCorrectionPassive</i>			cyclepairs	8
minislot_exists	<i>gNumberOfMinislots != 0</i>	0	1	bool	9
minislots_max	<i>gNumberOfMinislots - 1</i>			minislot	29
number_of_static_slots	<i>gNumberOfStaticSlots</i>			static slot	2
offset_correction_start	<i>gOffsetCorrectionStart</i>			MT	11
payload_length_static	<i>gPayloadLengthStatic</i>			2-bytes	19
max_payload_length_dynamic	<i>pPayloadLengthDynMax</i>			2-bytes	24
first_minislot_action_point_offset	$\max(gdActionPointOffset, gdMinislotActionPointOffset) - 1$			MT	13
allow_halt_due_to_clock	<i>pAllowHaltDueToClock</i>			bool	26
allow_passive_to_active	<i>pAllowPassiveToActive</i>			cyclepairs	12
cluster_drift_damping	<i>pClusterDriftDamping</i>			μT	24
comp_accepted_startup_range_a	<i>pdAcceptedStartupRange - pDelayCompensation[A]</i>			μT	22
comp_accepted_startup_range_b	<i>pdAcceptedStartupRange - pDelayCompensation[B]</i>			μT	26
listen_timeout	<i>pdListenTimeout - 1</i>			μT	14/15
key_slot_id	<i>pKeySlotId</i>			number	18
key_slot_used_for_startup	<i>pKeySlotUsedForStartup</i>			bool	11
key_slot_used_for_sync	<i>pKeySlotUsedForSync</i>			bool	11
latest_tx	<i>gNumberOfMinislots - pLatestTx</i>			minislot	21
sync_node_max	<i>gSyncNodeMax</i>			number	30
micro_initial_offset_a	<i>pMicroInitialOffset[A]</i>			μT	20
micro_initial_offset_b	<i>pMicroInitialOffset[B]</i>			μT	20
micro_per_cycle	<i>pMicroPerCycle</i>			μT	22/23
micro_per_cycle_min	<i>pMicroPerCycle - pdMaxDrift</i>			μT	24/25
micro_per_cycle_max	<i>pMicroPerCycle + pdMaxDrift</i>			μT	26/27
micro_per_macro_nom_half	$\text{round}(pMicroPerMacroNom / 2)$			μT	7
offset_correction_out	<i>pOffsetCorrectionOut</i>			μT	9

Table 29-79. Protocol Configuration Register Fields (continued)

Name	Description ¹	Min	Max	Unit	FR_PCR
rate_correction_out	<i>pRateCorrectionOut</i>			μT	14
single_slot_enabled	<i>pSingleSlotEnabled</i>			bool	10
wakeup_channel	<i>pWakeupChannel</i>	see Table 29-80			10
wakeup_pattern	<i>pWakeupPattern</i>			number	18
decoding_correction_a	<i>pDecodingCorrection</i> + <i>pDelayCompensation[A]</i> + 2			μT	19
decoding_correction_b	<i>pDecodingCorrection</i> + <i>pDelayCompensation[B]</i> + 2			μT	7
key_slot_header_crc	header CRC for key slot	0x000	0x7FF	number	12
extern_offset_correction	<i>pExternOffsetCorrection</i>			μT	29
extern_rate_correction	<i>pExternRateCorrection</i>			μT	21

NOTES:

¹ See *FlexRay Communications System Protocol Specification, Version 2.1 Rev A* for detailed protocol parameter definitions

Table 29-80. Wakeup Channel Selection

wakeup_channel	Wakeup Channel
0	A
1	B

29.5.2.70.1 Protocol Configuration Register 0 (FR_PCR0)

Base + 0x00A0

Write: *POC:config*



Figure 29-71. Protocol Configuration Register 0 (FR_PCR0)

29.5.2.70.2 Protocol Configuration Register 1 (FR_PCR1)

Base + 0x00A2

Write: *POC:config*




Figure 29-72. Protocol Configuration Register 1 (FR_PCR1)

29.5.2.70.3 Protocol Configuration Register 2 (FR_PCR2)




Figure 29-73. Protocol Configuration Register 2 (FR_PCR2)

29.5.2.70.4 Protocol Configuration Register 3 (FR_PCR3)




Figure 29-74. Protocol Configuration Register 3 (FR_PCR3)

29.5.2.70.5 Protocol Configuration Register 4 (FR_PCR4)




Figure 29-75. Protocol Configuration Register 4 (FR_PCR4)

29.5.2.70.6 Protocol Configuration Register 5 (FR_PCR5)




Figure 29-76. Protocol Configuration Register 5 (FR_PCR5)

29.5.2.70.7 Protocol Configuration Register 6 (FR_PCR6)




Figure 29-77. Protocol Configuration Register 6 (FR_PCR6)

29.5.2.70.8 Protocol Configuration Register 7 (FR_PCR7)




Figure 29-78. Protocol Configuration Register 7 (FR_PCR7)

29.5.2.70.9 Protocol Configuration Register 8 (FR_PCR8)




Figure 29-79. Protocol Configuration Register 8 (FR_PCR8)

29.5.2.70.10 Protocol Configuration Register 9 (FR_PCR9)




Figure 29-80. Protocol Configuration Register 9 (FR_PCR9)

29.5.2.70.11 Protocol Configuration Register 10 (FR_PCR10)




Figure 29-81. Protocol Configuration Register 10 (FR_PCR10)

29.5.2.70.12 Protocol Configuration Register 11 (FR_PCR11)




Figure 29-82. Protocol Configuration Register 11 (FR_PCR11)

29.5.2.70.13 Protocol Configuration Register 12 (FR_PCR12)




Figure 29-83. Protocol Configuration Register 12 (FR_PCR12)

29.5.2.70.14 Protocol Configuration Register 13 (FR_PCR13)




Figure 29-84. Protocol Configuration Register 13 (FR_PCR13)

29.5.2.70.15 Protocol Configuration Register 14 (FR_PCR14)




Figure 29-85. Protocol Configuration Register 14 (FR_PCR14)

29.5.2.70.16 Protocol Configuration Register 15 (FR_PCR15)




Figure 29-86. Protocol Configuration Register 15 (FR_PCR15)

29.5.2.70.17 Protocol Configuration Register 16 (FR_PCR16)




Figure 29-87. Protocol Configuration Register 16 (FR_PCR16)

29.5.2.70.18 Protocol Configuration Register 17 (FR_PCR17)




Figure 29-88. Protocol Configuration Register 17 (FR_PCR17)

29.5.2.70.19 Protocol Configuration Register 18 (FR_PCR18)




Figure 29-89. Protocol Configuration Register 18 (FR_PCR18)

29.5.2.70.20 Protocol Configuration Register 19 (FR_PCR19)




Figure 29-90. Protocol Configuration Register 19 (FR_PCR19)

29.5.2.70.21 Protocol Configuration Register 20 (FR_PCR20)




Figure 29-91. Protocol Configuration Register 20 (FR_PCR20)

29.5.2.70.22 Protocol Configuration Register 21 (FR_PCR21)




Figure 29-92. Protocol Configuration Register 21 (FR_PCR21)

29.5.2.70.23 Protocol Configuration Register 22 (FR_PCR22)




Figure 29-93. Protocol Configuration Register 22 (FR_PCR22)

29.5.2.70.24 Protocol Configuration Register 23 (FR_PCR23)




Figure 29-94. Protocol Configuration Register 23 (FR_PCR23)

29.5.2.70.25 Protocol Configuration Register 24 (FR_PCR24)




Figure 29-95. Protocol Configuration Register 24 (FR_PCR24)

29.5.2.70.26 Protocol Configuration Register 25 (FR_PCR25)




Figure 29-96. Protocol Configuration Register 25 (FR_PCR25)

29.5.2.70.27 Protocol Configuration Register 26 (FR_PCR26)




Figure 29-97. Protocol Configuration Register 26 (FR_PCR26)

29.5.2.70.28 Protocol Configuration Register 27 (FR_PCR27)




Figure 29-98. Protocol Configuration Register 27 (FR_PCR27)

29.5.2.70.29 Protocol Configuration Register 28 (FR_PCR28)




Figure 29-99. Protocol Configuration Register 28 (FR_PCR28)

29.5.2.70.30 Protocol Configuration Register 29 (FR_PCR29)



Figure 29-100. Protocol Configuration Register 29 (FR_PCR29)

29.5.2.70.31 Protocol Configuration Register 30 (FR_PCR30)




Figure 29-101. Protocol Configuration Register 30 (FR_PCR30)

29.5.2.71 ECC Error Interrupt Flag and Enable Register (FR_EEIFER)

Base + 0x00F0

Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LRNE_OF	LRCE_OF	DRNE_OF	DRCE_OF	LRNE_IF	LRCE_IF	DRNE_IF	DRCE_IF	0	0	0	0	LRNE_IE	LRCE_IE	DRNE_IE	DRCE_IE
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-102. ECC Error Interrupt Flag and Enable Register (FR_EEIFER)

This register provides the means to control the ECC-related interrupt request lines and provides the corresponding interrupt flags. The interrupt flags are cleared by writing 1, which resets the corresponding report registers. For a detailed description see [Section 29.6.24.2, Memory Error Reporting](#).

Table 29-81. FR_EEIFER field descriptions

Field	Description
Error Overflow Flags	
LRNE_OF	<p>LRAM Non-Corrected Error Overflow Flag — This flag is set to 1 when at least one of the following events occurs:</p> <ul style="list-style-type: none"> a) Memory errors are detected <i>but not corrected</i> on CHI LRAM and interrupt flag LRNE_IF is already 1. b) Memory errors are detected <i>but not corrected</i> on at least two banks of CHI LRAM. <p>0 No such event. 1 Non-Corrected Error overflow detected on CHI LRAM.</p>
LRCE_OF	<p>LRAM Corrected Error Overflow Flag — This flag is set to 1 when at least one of the following events occurs:</p> <ul style="list-style-type: none"> a) Memory errors are detected <i>and corrected</i> on CHI LRAM and interrupt flag LRCE_IF is already 1. b) Memory errors are detected <i>and corrected</i> on at least two banks of CHI LRAM. <p>0 No such event. 1 Corrected Error overflow detected on CHI LRAM.</p> <p>Note: Error Correction not implemented on CHI LRAM, flag will never be asserted.</p>
DRNE_OF	<p>DRAM Non-Corrected Error Overflow Flag — This flag is set to 1 when at least one of the following events occurs:</p> <ul style="list-style-type: none"> a) Memory errors are detected <i>but not corrected</i> on PE DRAM and interrupt flag DRNE_IF is already 1. b) Memory errors are detected <i>but not corrected</i> on at least two banks of the PE DRAM. <p>0 no Such event. 1 Non-Corrected Error overflow detected on PE DRAM.</p>
DRCE_OF	<p>DRAM Corrected Error Overflow Flag — This flag is set to 1 when at least one of the following events occurs:</p> <ul style="list-style-type: none"> a) Memory errors are detected <i>and corrected</i> on PE DRAM and interrupt flag DRCE_IF is already 1. b) Memory errors are detected <i>and corrected</i> on at least two banks of PE DRAM. <p>0 No such event. 1 Corrected Error overflow detected on PE DRAM.</p>

Table 29-81. FR_EEIFER field descriptions

Field	Description
Error Interrupt Flags	
LRNE_IF	LRAM Non-Corrected Error Interrupt Flag — This interrupt flag is set to 1 when a memory error is <i>detected but not corrected</i> on the CHI LRAM. 0 No Such event. 1 Non-Corrected Error detected on CHI LRAM.
LRCE_IF	LRAM Corrected Error Interrupt Flag — This interrupt flag is set to 1 when a memory error is <i>detected and corrected</i> on the CHI LRAM. 0 No such event. 1 Corrected Error detected on CHI LRAM. Note: Error Correction not implemented on CHI LRAM, flag will never be asserted.
DRNE_IF	DRAM Non-Corrected Error Interrupt Flag — This interrupt flag is set to 1 when a memory error is <i>detected but not corrected</i> on PE DRAM. 0 No such event. 1 Non-Corrected Error detected on PE DRAM.
DRCE_IF	DRAM Corrected Error Interrupt Flag — This interrupt flag is set to 1 when a memory error is <i>detected and corrected</i> on PE DRAM. 0 No such event. 1 Corrected Error detected on PE DRAM.
Error Interrupt Enables	
LRNE_IE	LRAM Non-Corrected Error Interrupt Enable — This flag controls if the LRAM Non-Corrected Error Interrupt line is asserted when the LRNE_IF flag is set. 0 Disable interrupt line. 1 Enable interrupt line.
LRCE_IE	LRAM Corrected Error Interrupt Enable — This flag controls if the LRAM Corrected Error Interrupt line is asserted when the LRCE_IF flag is set. 0 Disable interrupt line. 1 Enable interrupt line.
DRNE_IE	DRAM Non-Corrected Error Interrupt Enable — This flag controls if the DRAM Non-Corrected Error Interrupt line is asserted when the DRNE_IF flag is set. 0 Disable interrupt line. 1 Enable interrupt line.
DRCE_IE	DRAM Corrected Error Interrupt Enable — This flag controls if the DRAM Corrected Error Interrupt line is asserted when the DRCE_IF flag is set. 0 Disable interrupt line. 1 Enable interrupt line.

29.5.2.72 ECC Error Report and Injection Control Register (FR_EERICR)

Base + 0x00F2

Write: ERS: Anytime
ERM, EIM, EIE: IDL




Figure 29-103. ECC Error Report and Injection Control Register (FR_EERICR)

This register configures the error injection and error reporting and provides the selector for the content of the report registers.

Table 29-82. FR_EERICR field descriptions

Field	Description
BSY	Register Update Busy — This field indicates the current state of the ECC configuration update and controls the register write access condition IDL specified in “ Section 29.5.2.2, Register Write Access . 0 ECC configuration is idle. 1 ECC configuration is running.
ERS	Error Report Select — This field selects the content of the ECC Error reporting registers. 00 Show PE DRAM non-corrected error information. 01 Show PE DRAM corrected error information. 10 Show CHI LRAM non-corrected error information. 11 Show CHI LRAM corrected error information.
ERM	Error Report Mode — This bit configures the type of data written into the internal error report registers on the detection of a memory error. 0 Store data and code as delivered by ECC decoding logic. 1 Store data and code as read from the memory.
EIM	Error Injection Mode — This bit configures the ECC error injection mode. 0 Use FR_EEIDR[DATA] and FR_EEICR[CODE] as XOR distortion pattern for error injection. 1 Use FR_EEIDR[DATA] and FR_EEICR[CODE] as write value for error injection.
EIE	Error Injection Enable — This bit configures the ECC error injection on the memories. 0 Error injection disabled. 1 Error injection enabled.

29.5.2.73 ECC Error Report Address Register (FR_EERAR)

Base + 0x00F4




Figure 29-104. ECC Error Report Address Register (FR_EERAR)

This register provides the memory identifier, bank, and address for which the memory error is reported.

Table 29-83. FR_EERAR field descriptions

Field	Description
MID	Memory Identifier — This flag provides the memory instance for which the memory error is reported. 0 PE DRAM 1 CHI LRAM
BANK	Memory Bank — This field provides the bank for which the memory error is reported. 111 Reset value, indicates no error found after reset. For MID = 0 000 PE DRAM [7:0] 001 PE DRAM [15:8] Others — not used For MID = 1: Refer to Table 29-84 for the assignment of the LRAM banks.
ADDR	Memory Address — This field provides the address of the failing memory location.

Table 29-84. LRAM Bank Value for MID = 1

BANK	Register		
000	FR_MBCCFR(2n)	FR_MBDOR(6n)	FR_LEETR0
001	FR_MBFIDR(2n)	FR_MBDOR(6n + 1)	FR_LEETR1
010	FR_MBIDXR(2n)	FR_MBDOR(6n + 2)	FR_LEETR2
011	FR_MBCCFR(2n + 1)	FR_MBDOR(6n + 3)	FR_LEETR3
100	FR_MBFIDR(2n + 1)	FR_MBDOR(6n + 4)	FR_LEETR4
101	FR_MBIDXR(2n + 1)	FR_MBDOR(6n + 5)	FR_LEETR5
110	Not Used	Not Used	Not Used
111			

29.5.2.74 ECC Error Report Data Register (FR_EERDR)

Base + 0x00F6




Figure 29-105. ECC Error Report Data Register (FR_EERDR)

This register provides the data-related information of the reported memory read access. The assignment of the bits depends on the selected memory and memory bank as shown in [Table 29-86](#).

Table 29-85. FR_EERDR field descriptions

Field	Description
DATA	Data — The content of this field depends on the report mode selected by FR_EERICR[ERM] ERM=0: ECC Data, shows data as generated by the ECC decoding logic. ERM=1: Memory Data, shows data as read from the memory.

Table 29-86. Valid Bits in FR_EERDR[DATA] / FR_EEIDR[DATA] field

MEM	BANK	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PE DRAM	0										PE DRAM[7:0]							
PE DRAM	1										PE DRAM[15:8]							
CHI LRAM	0	FR_MBCCFR(2n)																
CHI LRAM	0	FR_MBDOR(6n)																
CHI LRAM	0	FR_LEETR0																
CHI LRAM	1										FR_MBFIDR(2n)[FID]							
CHI LRAM	1	FR_MBDOR(6n + 1)																
CHI LRAM	1	FR_LEETR1																
CHI LRAM	2										FR_MBIDXR(2n)[MBIDX]							
CHI LRAM	2	FR_MBDOR(6n + 2)																
CHI LRAM	2	FR_LEETR2																
CHI LRAM	3	FR_MBCCFR(2n + 1)																
CHI LRAM	3	FR_MBDOR(6n + 3)																
CHI LRAM	3	FR_LEETR3																
CHI LRAM	4										FR_MBFIDR(2n + 1)[FID]							
CHI LRAM	4	FR_MBDOR(6n + 4)																
CHI LRAM	4	FR_LEETR4																
CHI LRAM	5										FR_MBIDXR(2n + 1)[MBIDX]							
CHI LRAM	5	FR_MBDOR(6n + 5)																
CHI LRAM	5	FR_LEETR5																

29.5.2.75 ECC Error Report Code Register (FR_EERCR)

Base + 0x00F8

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	CODE				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 29-106. ECC Error Report Code Register (FR_EERCR)

This register provides the ECC-related information of the reported memory read access.

Table 29-87. FR_EERSR field descriptions

Field	Description
CODE	Code — The content of this field depends on the report mode selected by FR_EERICR[ERM] ERM=0: Syndrome. Shows the ECC syndrome generated by the ECC decoding logic. The coding of the PE DRAM syndrome is shown in Section 29.6.24.2.2, PE DRAM Syndrome . The coding of the CHI LRAM syndrome is shown in Section 29.6.24.2.4, CHI LRAM Syndrome . ERM=1: Checkbits. Shows the ECC checkbits read from the memory.

29.5.2.76 ECC Error Injection Address Register (FR_EEIAR)




Figure 29-107. ECC Error Injection Address Register (FR_EEIAR)

This register defines the memory module, bank, and address where the ECC error has to be injected.

Table 29-88. FR_EEIAR field descriptions

Field	Description
MID	Memory Identifier — This flag defines the memory instance for ECC error injection. 0 PE DRAM 1 CHI LRAM
BANK	Memory Bank — This field defines the memory bank for ECC error injection. For MID = 0: 000 BANK0: PE DRAM [7:0] 001 BANK1: PE DRAM [15:8] Other values are reserved. For MID = 1: Refer to Table 29-84 for the assignment of the LRAM banks.
ADDR	Memory Address — This flag defines the memory address for ECC error injection.

29.5.2.77 ECC Error Injection Data Register (FR_EEIDR)




Figure 29-108. ECC Error Injection Data Register (FR_EEIDR)

This register defines the data distortion pattern for the error injection write. The number of valid bits depends on the selected memory and memory bank as shown in [Table 29-86](#).

Table 29-89. FR_EEIDR field descriptions

Field	Description
DATA	Data — The content of this field depends on the error injection mode selected by FR_EERICR[EIM]. EIM=0: This field defines the XOR distortion pattern for the data written into the memory. EIM=1: This field defines the data to be written into the memory.

NOTE

The effect of the error injected depends from the LRAM content at the address accessed and from the module internal usage of the data. Refer to [Section 29.6.24.3, Memory Error Response](#), for details.

29.5.2.78 ECC Error Injection Code Register (FR_EEICR)




Figure 29-109. ECC Error Injection Code Register (FR_EEICR)

This register defines the ECC code distortion pattern for the error injection write.

Table 29-90. FR_EEICR field descriptions

Field	Description
CODE	Code — The content of this field depends on the error injection mode selected by FR_EERICR[EIM]. EIM=0: This field defines the XOR distortion pattern for the ECC checkbits written into the memory. EIM=1: This field defines the ECC checkbits written into the memory.

29.5.2.79 Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn)



Additional Reset: CMT, DUP, DVAL, MBIF: Message Buffer Disable




Figure 29-110. Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn)

The content of these registers comprises message buffer configuration data, message buffer control data, message buffer status information, and message buffer interrupt flags. A detailed description of all flags can be found in [Section 29.6.6, Individual Message Buffer Functional Description](#).

If the application writes 1 to the EDT bit, no write access to the other register bits is performed.

If the application writes 0 to the EDT bit and 1 to the LCKT bit, no write access to the other bits is performed.

Table 29-91. FR_MBCCSR n field descriptions

Field	Description
Message Buffer Configuration	
MTD	Message Buffer Transfer Direction — This bit configures the transfer direction of a message buffer. 0 Receive message buffer. 1 Transmit message buffer.
Message Buffer Control	
CMT	Commit for Transmission — This bit indicates if the transmit message buffer data are ready for transmission. 0 Message buffer data not ready for transmission. 1 Message buffer data ready for transmission.
EDT	Enable/Disable Trigger — If the application writes 1 to this bit, a message buffer enable or disable is triggered, depending on the current value of the EDS status bit. 0 No effect. 1 Message buffer enable or disable is triggered.
LCKT	Lock/Unlock Trigger — If the application writes 1 to this bit and writes 0 to the EDT bit, a message buffer lock or unlock is triggered, depending on the current value of the LCKS status bit. 0 No effect. 1 Message buffer lock or unlock is triggered.
MBIE	Message Buffer Interrupt Enable — This control bit defines whether the message buffer will generate an interrupt request when its MBIF flag is set. 0 Interrupt request generation disabled. 1 Interrupt request generation enabled.

Table 29-91. FR_MBCCSRn field descriptions (continued)

Field	Description
Message Buffer Status	
DUP	Data Updated — This status bit indicates whether the frame header in the message buffer header field and the data in the message buffer data field were updated after a frame reception. 0 Frame Header and Message buffer data field not updated. 1 Frame Header and Message buffer data field updated.
DVAL	Data Valid — For receive message buffers this status bit indicates whether the message buffer data field contains valid frame data. For transmit message buffers the status bit indicates if a message is transferred again due to the state transmission mode of the message buffer. 0 Receive message buffer contains no valid frame data / message is transmitted for the first time. 1 Receive message buffer contains valid frame data / message will be transferred again.
EDS	Enable/Disable Status — This status bit indicates whether the message buffer is enabled or disabled. 0 Message buffer is disabled. 1 Message buffer is enabled.
LCKS	Lock Status — This status bit indicates the current lock status of the message buffer. 0 Message buffer is not locked by the application. 1 Message buffer is locked by the application.
MBIF	Message Buffer Interrupt Flag — This flag is set when the slot status field of the message buffer was updated after frame transmission or reception, or when a transmit message buffer was just enabled by the application. 0 No such event. 1 Slot status field updated or transmit message buffer just enabled.

29.5.2.80 Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn)

Base + 0x0802 (FR_MBCCFR0) 16-bit write access required Write: *POC:config* or MB_DIS
 Base + 0x080A (FR_MBCCFR1)
 ...
 Base + 0x09FA (FR_MBCCFR63)




Figure 29-111. Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn)

This register contains message buffer configuration data for the transmission mode, the channel assignment, and for the cycle counter filtering. For detailed information on cycle counter filtering, refer to [Section 29.6.7.1, Message Buffer Cycle Counter Filtering](#).

Table 29-92. FR_MBCCFRn field descriptions

Field	Description
MTM	Message Buffer Transmission Mode — This control bit applies only to transmit message buffers and defines the transmission mode. 0 Event transmission mode. 1 State transmission mode.
CHA CHB	Channel Assignment — These control bits define the channel assignment and control the receive and transmit behavior of the message buffer according to Table 29-93 .

Table 29-94. FR_MBFIDRn field descriptions

Field	Description
FID	<p>Frame ID — The semantics of this field depends on the message buffer transfer type.</p> <ul style="list-style-type: none"> <i>Receive Message Buffer:</i> This field is used as a filter value to determine if the message buffer is used for reception of a message received in a slot with the slot ID equal to FID. <i>Transmit Message Buffer:</i> This field is used to determine the slot in which the message in this message buffer should be transmitted.

29.5.2.82 Message Buffer Index Registers (FR_MBIDXRn)

Base + 0x0806 (FR_MBIDXR0) 16-bit write access required Write: *POC:config* or MB_DIS
 Base + 0x080E (FR_MBIDXR1)
 ...
 Base + 0x09FE (FR_MBIDXR63)




Figure 29-113. Message Buffer Index Registers (FR_MBIDXRn)

Table 29-95. FR_MBIDXRn field descriptions

Field	Description
MBIDX	<p>Message Buffer Index — This field provides the index of the message buffer header field of the physical message buffer that is currently associated with this message buffer.</p> <p>The application writes the index of the initially associated message buffer header field into this register. The CC updates this register after frame reception or transmission. Legal Values are $0 \leq i \leq 67$. Illegal values will be detected during the message buffer search.</p>

29.5.2.83 Message Buffer Data Field Offset Registers (FR_MBDORn)

Base + 0x1000 (FR_MBDOR0) 16-bit write access required Write: *POC:config*
 Base + 0x1002 (FR_MBDOR1)
 ...
 Base + 0x1086 (FR_MBDOR67)




Figure 29-114. Message Buffer Data Field Offset Registers (FR_MBDORn)

Table 29-96. FR_MBDOR n field descriptions

Field	Description
MBDO	Message Buffer Data Field Offset — This field provides the data field offset belonging to a particular Message Buffer Index. For configuration constraints see Section 29.7.1.2, Configure Data Field Offsets .

29.5.2.84 LRAM ECC Error Test Registers (FR_LEETR n)

Base + 0x1090 (FR_LEETR0) 16-bit write access required Write: Anytime

...

Base + 0x109A (FR_LEETR5)




Figure 29-115. LRAM ECC Error Test Registers (FR_LEETR n)

Table 29-97. FR_LEETR n field descriptions

Field	Description
LEETD	LRAM ECC Error Test Data — This field contains the LRAM data belonging to the test register located in LRAM Bank n .

29.6 Functional Description

This section provides a detailed description of the functionality implemented in the CC.

29.6.1 Message Buffer Concept

The CC uses a data structure called *message buffer* to store frame data, configuration, control, and status data. Each message buffer consists of two parts, the *message buffer control data* and the *physical message buffer*. The message buffer control data are located in dedicated registers. The structure of the message buffer control data depends on the message buffer type and is described in [Section 29.6.3, Message Buffer Types](#). The physical message buffer is located in the FlexRay memory area and is described in [Section 29.6.2, Physical Message Buffer](#).

29.6.2 Physical Message Buffer

All FlexRay messages and related frame and slot status information of received frames and of frames to be transmitted to the FlexRay bus are stored in data structures called *physical message buffers*. The

physical message buffers are located in the FlexRay memory area. The structure of a physical message buffer is depicted in [Figure 29-116](#).

A physical message buffer consists of two fields, the *message buffer header field* and the *message buffer data field*. The message buffer header field contains the *frame header* and the *slot status*. The message buffer data field contains the *frame data*.

The connection between the two fields is established by the *data field offset*.




Figure 29-116. Physical Message Buffer Structure

29.6.2.1 Message Buffer Header Field

The message buffer header field is a contiguous region in the FlexRay memory area and occupies eight bytes. It contains the frame header, and the slot status. Its structure is shown in [Figure 29-116](#). The physical start address `SADR_MBHF` of the message buffer header field must be 16-bit aligned.

29.6.2.1.1 Frame Header

The frame header occupies the first six bytes in the message buffer header field. It contains all FlexRay frame header related information according to the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*. A detailed description of the usage and the content of the frame header is provided in [Section 29.6.5.2.1, Frame Header Description](#).

29.6.2.1.2 Slot Status

The slot status occupies the last two bytes of the message buffer header field. It provides the slot and frame status related information according to the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*. A detailed description of the content and usage of the slot status is provided in [Section 29.6.5.2.2, Slot Status Description](#).

29.6.2.2 Message Buffer Data Field

The message buffer data field is a contiguous area of 2-byte entities. This field contains the frame payload data, or a part of it, of the frame to be transmitted to or received from the FlexRay bus. The minimum length of this field depends on the specific message buffer configuration and is specified in the message buffer descriptions given in [Section 29.6.3, Message Buffer Types](#).

29.6.3 Message Buffer Types

The CC provides three different types of message buffers:

- Individual message buffers
- Receive shadow buffers
- Receive FIFO buffers

For each message buffer type, the structure of the physical message buffer is identical. The message buffer types differ only in the structure and content of message buffer control data, which control the related physical message buffer. The message buffer control data are described in the following sections.

29.6.3.1 Individual Message Buffers

The individual message buffers are used for all types of frame transmission and for dedicated frame reception based on individual filter settings for each message buffer. The CC supports three types of individual message buffers, which are described in [Section 29.6.6, Individual Message Buffer Functional Description](#).

Each individual message buffer consists of two parts, the physical message buffer, which is located in the FlexRay memory area, and the message buffer control data, which are located in dedicated registers. The structure of an individual message buffer is given in [Figure 29-117](#).

Each individual message buffer has a message buffer number n assigned, which determines the set of message buffer control registers associated to this individual message buffer. The individual message buffer with message buffer number n is controlled by the registers `FR_MBCCSR n` , `FR_MBCCFR n` , `FR_MBFIDR n` , and `FR_MBIDXR n` .

The connection between the message buffer control registers and the physical message buffer is established by the message buffer index field `MBIDX` in the [Message Buffer Index Registers \(FR_MBIDXR \$n\$ \)](#). The start address `SADR_MBHF` of the related message buffer header field in the FlexRay memory area is determined according to [Equation 29-1](#).

$$\text{SADR_MBHF} = (\text{FR_MBIDXR}_n[\text{MBIDX}] \times 8) + \text{SMBA} \quad \text{Eqn. 29-1}$$

The data field belonging to a particular physical message buffer is characterized by the data field offset. For each physical message buffer with `MBIDX i` the `FR_MBDOR i` contains the offset of the corresponding message buffer data field with respect to the CC FlexRay memory area base address as provided by `SMBA` field in the [System Memory Base Address Register \(FR_SYMBADR\)](#).

The data field offset is used to determine the start address `SADR_MBDF` of the corresponding message buffer data field in the FlexRay memory area according to [Equation 29-2](#).

$$\text{SADR_MBDF} = [\text{Data Field Offset}] + \text{SMBA} \quad \text{Eqn. 29-2}$$

The `FR_MBDOR n` are stored in the module internal memory LRAM. Refer to [Section 29.7.2.3, CHI LRAM Initialization](#), for the setup of the data field offset values.




Figure 29-117. Individual Message Buffer Structure

29.6.3.1.1 Individual Message Buffer Segments

The set of the individual message buffers can be split up into two message buffer segments using the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#). All individual message buffers with a message buffer number $n \leq \text{FR_MBSSUTR}[\text{LAST_MB_SEG1}]$ belong to the first message buffer segment. All individual message buffers with a message buffer number $n > \text{FR_MBSSUTR}[\text{LAST_MB_SEG1}]$ belong to the second message buffer segment. The following rules apply to the length of the message buffer data field:

- All physical message buffers associated to individual message buffers that belong to the same message buffer segment must have message buffer data fields of the same length.
- The minimum length of the message buffer data field for individual message buffers in the first message buffer segment is $2 \times \text{FR_MBDSR}[\text{MBSEG1DS}]$ bytes.
- The minimum length of the message buffer data field for individual message buffers assigned to the second segment is $2 \times \text{FR_MBDSR}[\text{MBSEG2DS}]$ bytes.

29.6.3.2 Receive Shadow Buffers

The receive shadow buffers are required for the frame reception process for individual message buffers. The CC provides four receive shadow buffers: one receive shadow buffer per channel and per message buffer segment.

Each receive shadow buffer consists of two parts, the physical message buffer located in the FlexRay memory area and the receive shadow buffer control registers located in dedicated registers. The structure

of a receive shadow buffer is shown in Figure 29-118. The four internal shadow buffer control registers can be accessed by the [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#).

The connection between the receive shadow buffer control register and the physical message buffer for the selected receive shadow buffer is established by the receive shadow buffer index field RSBIDX in the [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#). The start address SADR_MBHF of the related message buffer header field in the FlexRay memory area is determined according to [Equation 29-3](#).

$$\text{SADR_MBHF} = (\text{FR_RSBIR}[\text{RSBIDX}] \times 8) + \text{SMBA} \quad \text{Eqn. 29-3}$$

The length required for the message buffer data field depends on the message buffer segment that the receive shadow buffer is assigned to. For the receive shadow buffers assigned to the first message buffer segment, the length must be the same as for the individual message buffers assigned to the first message buffer segment. For the receive shadow buffers assigned to the second message buffer segment, the length must be the same as for the individual message buffers assigned to the second message buffer segment. The receive shadow buffer assignment is described in [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#).




Figure 29-118. Receive Shadow Buffer Structure

29.6.3.3 Receive FIFO

The receive FIFO implements a frame reception system based on the FIFO concept. The CC provides two independent receive FIFOs, one per channel.

A receive FIFO consists of a set of physical message buffers in the FlexRay memory area and a set of receive FIFO control registers located in dedicated registers. The structure of a receive FIFO is given in [Figure 29-119](#).

The connection between the receive FIFO control registers and the set of physical message buffers is established by the [Receive FIFO Start Index Register \(FR_RFSIR\)](#), the [Receive FIFO Depth and Size Register \(RFDSR\)](#), and the [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) / [Receive FIFO B Read Index Register \(FR_RFBIR\)](#).

The system memory base address SMBA valid for the receive FIFOs is defined by the system memory base address register selected by the FIFO address mode bit FR_MCR[FAM], refer to [Section 29.5.2.4, Module Configuration Register \(FR_MCR\)](#).

The start byte address SADR_MBHF[1] of the first message buffer header field that belongs to the receive FIFO is determined according to [Equation 29-4](#).

$$\text{SADR_MBHF}[1] = (8 \times \text{FR_RFSIR}[\text{SIDX}]) + \text{SMBA} \quad \text{Eqn. 29-4}$$

The start byte address SADR_MBHF[n] of the last message buffer header field that belongs to the receive FIFO in the FlexRay memory area is determined according to [Equation 29-5](#).

$$\text{SADR_MBHF}[n] = (8 \times (\text{FR_RFSIR}[\text{SIDX}] + \text{RFDSR}[\text{FIFO_DEPTH}])) + \text{SMBA} \quad \text{Eqn. 29-5}$$

The required information to access the current entry of the FIFO is given in the following registers:

- The registers [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) and [Receive FIFO B Read Index Register \(FR_RFBIR\)](#) provide the index of the physical message buffer belonging to the current entry.

The data field offset belonging to the current FIFO entry RF_DFO[X] must be calculated using the current read index *i* according to the following formula:

$$\text{RF_DFO}[X] = \text{FR_RFSDOR}[X] + (\text{FR_RFDSR}[X][\text{ENTRY_SIZE}] \times 2) \times i - \text{FR_RFSIDX}[X] \quad \text{Eqn. 29-6}$$

NOTE

The current read index loops up starting at the number given in the FR_RD[A/B]RDIDX register for the required number of entries.

Refer to [Section 29.6.9.8, FIFO Update](#), for details about updating the FIFO read pointer.

All message buffer header fields assigned to a receive FIFO are within a contiguous region defined by FR_RFSIR[SIDX] and RFDSR[FIFO_DEPTH].

The data sections of all FIFO entries within one receive FIFO are of the same length defined by RFDSR[FIFO_SIZE].




Figure 29-119. Receive FIFO Structure

NOTE

The actual values of the data field offsets RF_DFO[A/B] need to be calculated according to [Equation 29-6](#). They are not stored in a register.

29.6.3.4 Message Buffer Configuration and Control Data

This section describes the configuration and control data for each message buffer type.

29.6.3.4.1 Individual Message Buffer Configuration Data

Before an individual message buffer can be used for transmission or reception, it must be configured. There is a set of common configuration parameters that applies to all individual message buffers and a set of configuration parameters that applies to each message buffer individually.

Common Configuration Data

The set of common configuration data for individual message buffers is located in the following registers.



- **Message Buffer Data Size Register (FR_MBDSR)**
The MBSEG2DS and MBSEG1DS fields define the minimum length of the message buffer data field with respect to the message buffer segment.
- **Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)**
The LAST_MB_SEG1 and LAST_MB_UTIL fields define the segmentation of the individual message buffers and the number of individual message buffers that are used. For more details, see [Section 29.6.3.1.1, Individual Message Buffer Segments](#).

Specific Configuration Data

The set of message buffer specific configuration data for individual message buffers is located in the following registers.

- **Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn)**
The MTD bit configures the message buffer type.
- **Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn)**
The MTM, CHA, CHB bits configure the transmission mode and the channel assignment. The CCFE, CCFMSK, and CCFVAL bits and fields configure the cycle counter filter.
- **Message Buffer Frame ID Registers (FR_MBFIDRn)**
For a transmit message buffer, the FID field is used to determine the slot in which the message in this message buffer will be transmitted.
- **Message Buffer Index Registers (FR_MBIDXRn)**
This MBIDX field provides the index of the message buffer header field of the physical message buffer that is currently associated with this message buffer.

29.6.3.5 Individual Message Buffer Control Data

During normal operation, each individual message buffer can be controlled by the control and trigger bits CMT, LCKT, EDT, and MBIE in the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSRn\)](#).

29.6.3.6 Receive Shadow Buffer Configuration Data

Before frame reception by the individual message buffers can be performed, the receive shadow buffers must be configured. The configuration data are provided by the [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#). For each receive shadow buffer, the application provides the message buffer header index. When the protocol is in the *POC:normal active* or *POC:normal passive* state, the receive shadow buffers are under full CC control.

29.6.3.7 Receive FIFO Control and Configuration Data

This section describes the configuration and control data for the two receive FIFOs.

29.6.3.7.1 Receive FIFO Configuration Data

The CC provides two functional independent receive FIFOs, one per channel. The FIFOs have a common subset of configuration data:



- Receive FIFO Periodic Timer Register (FR_RFPTR)

Each FIFO has its own set of configuration data. The configuration data are located in the following registers:

- Receive FIFO Watermark and Selection Register (FR_RFWMSR)
- Receive FIFO Start Index Register (FR_RFSIR)
- Receive FIFO Start Data Offset Register (FR_RFSDOR)
- Receive FIFO Depth and Size Register (RFDSR)
- Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVVR)
- Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)
- Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)
- Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)
- Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

29.6.3.7.2 Receive FIFO Control Data

The application can access the FIFOs at any time using the control bits in the following registers:

- Global Interrupt Flag and Enable Register (FR_GIFER)
- Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

29.6.3.7.3 Receive FIFO Status Data

The current status of the receive FIFO is provided in the following register:

- Global Interrupt Flag and Enable Register (FR_GIFER)
- Receive FIFO A Read Index Register (FR_RFARIR)
- Receive FIFO B Read Index Register (FR_RFBRIR)
- Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

29.6.4 Flexray Memory Area Layout

The CC supports a wide range of possible layouts for the FlexRay memory area. Two basic layout modes can be selected by the FIFO address mode bit FR_MCR[FAM].

29.6.4.1 Flexray Memory Area Layout (FR_MCR[FAM] = 0)

Figure 29-120 shows an example layout for the FIFO address mode FR_MCR[FAM]=0. In this mode, the following set of rules applies to the layout of the FlexRay memory area:

- The FlexRay memory area is one contiguous region.
- The FlexRay memory area size is maximum 64 KB.
- The FlexRay memory area starts at a 16 byte boundary.

The FlexRay memory area contains three areas: the *message buffer header area*, the *message buffer data area*, and the *sync frame table area*.




Figure 29-120. Example of FlexRay Memory Area Layout (FR_MCR[FAM] = 0)

29.6.4.2 FlexRay Memory Area Layout (FR_MCR[FAM] = 1)

Figure 29-121 shows an example layout for the FIFO address mode FR_MCR[FAM]=1. The following set of rules applies to the layout of the FlexRay memory area:

- The FlexRay memory area consists of two contiguous regions.
- The size of each region is maximum 64 KB.
- Each region starts at a 16 byte boundary.




Figure 29-121. Example of FlexRay Memory Area Layout (FR_MCR[FAM] = 1)

29.6.4.3 Message Buffer Header Area (FR_MCR[FAM] = 0)

The message buffer header area contains all message buffer header fields of the physical message buffers for all message buffer types. The following rules apply to the message buffer header fields for the three type of message buffers.

1. The start byte address SADR_MBHF of each message buffer header field for *individual message buffers* and *receive shadow buffers* must fulfill Equation 29-7.

$$\text{SADR_MBHF} = (i \times 8) + \text{FR_SYMBADR}[\text{SMBA}]; (0 \leq i \leq 67) \quad \text{Eqn. 29-7}$$

2. The start byte address SADR_MBHF of each message buffer header field for the *FIFO* must fulfill Equation 29-8.

$$\text{SADR_MBHF} = (i \times 8) + \text{FR_SYMBADR}[\text{SMBA}]; (0 \leq i \leq 1023) \quad \text{Eqn. 29-8}$$

$$\text{SADR_MBHF} = (i \times 8) + \text{FR_SYMBADR}[\text{SMBA}]; (0 \leq i \leq 1023) \quad \text{Eqn. 29-9}$$

3. The message buffer header fields for each FIFO must be a contiguous area.

29.6.4.4 Message Buffer Header Area (FR_MCR[FAM] = 1)

The message buffer header area contains all message buffer header fields of the physical message buffers for the individual message buffers and receive shadow buffers. The following rules apply to the message buffer header fields for the two types of message buffers.

1. The start address SADR_MBHF of each message buffer header field for *individual message buffers* and *receive shadow buffers* must fulfill [Equation 29-10](#).

$$\text{SADR_MBHF} = (i \times 8) + \text{FR_SYMBADR}[SMBA]; (0 \leq i \leq 67) \quad \text{Eqn. 29-10}$$

29.6.4.5 FIFO Message Buffer Header Area (FR_MCR[FAM] = 1)

The FIFO message buffer header area contains all message buffer header fields of the physical message buffers for the FIFO. The following rules apply to the FIFO message buffer header fields.

1. The start byte address SADR_MBHF of each message buffer header field for the *FIFO* must fulfill [Equation 29-11](#).

$$\text{SADR_MBHF} = (i \times 8) + \text{FR_RFSYMBADR}[SMBA]; (0 \leq i \leq 1023) \quad \text{Eqn. 29-11}$$

2. The message buffer header fields for each FIFO have to be a contiguous area.

29.6.4.6 Message Buffer Data Area

The message buffer data area contains all the message buffer data fields of the physical message buffers. Each message buffer data field must start at a 16-bit boundary.

29.6.4.7 Sync Frame Table Area

The sync frame table area is used to provide a copy of the internal sync frame tables for application access. Refer to [Section 29.6.12, Sync Frame ID and Sync Frame Deviation Tables](#), for the description of the sync frame table area.

29.6.5 Physical Message Buffer Description

This section provides a detailed description of the usage and the content of the two parts of a physical message buffer, the message buffer header field, and the message buffer data field.

29.6.5.1 Message Buffer Protection and Data Consistency

The physical message buffers are located in the FlexRay memory area. The CC provides no means to protect the FlexRay memory area from uncontrolled or illegal host or other client write access. To ensure data consistency of the physical message buffers, the application must follow the write access scheme that is given in the description of each of the physical message buffer fields.

29.6.5.2 Message Buffer Header field description

This section provides a detailed description of the usage and content of the message buffer header field. A description of the structure of the message buffer header fields is given in [Section 29.6.2.1, Message Buffer Header Field](#). Each message buffer header field consists of two sections: the frame header section and the slot status section.

29.6.5.2.1 Frame Header Description

Frame Header Content

The semantics and content of the frame header section depends on the message buffer type.

For individual receive message buffers and receive FIFOs, the frame header receives the frame header data of the *first valid frame* received on the assigned channels.

For receive shadow buffers, the frame header receives the frame header data of the current frame received, regardless of whether the frame is valid or not.

For transmit message buffers, the application writes the frame header of the frame to be transmitted into this location. The frame header will be read out when the frame is transferred to the FlexRay bus.

The structure of the frame header in the message buffer header field for receive message buffers and the receive FIFO is given in [Figure 29-122](#). A detailed description is given in [Table 29-99](#).




Figure 29-122. Frame Header Structure (Receive Message Buffer and Receive FIFO)

The structure of the frame header in the message buffer header field for transmit message buffers is given in [Figure 29-123](#). A detailed description is given in [Table 29-100](#). The checks that will be performed are described in [Frame Header Checks](#).




Figure 29-123. Frame Header Structure (Transmit Message Buffer)

The structure of the frame header in the message buffer header field for transmit message buffers assigned to key slot is given in [Figure 29-124](#).



= not used

Figure 29-124. Frame Header Structure (Transmit Message Buffer for Key Slot)

Frame Header Access

The frame header is located in the FlexRay memory area. To ensure data consistency, the application must follow the write access scheme described below.

For receive message buffers, receive shadow buffers, and receive FIFOs, the application must not write to the frame header field.

For transmit message buffers, the application must follow the write access restrictions given in [Table 29-98](#). This table shows the condition under which the application can write to the frame header entries without corrupting the FlexRay message transmission.

Table 29-98. Frame Header Write Access Constraints (Transmit Message Buffer)

Field	Static Segment	Dynamic Segment
FID	<i>POC:config</i> or MB_DIS	
PPI, PLDLEN, HDCRC	<i>POC:config</i> or MB_DIS or	
	—	MB_LCK

Frame Header Checks

As shown in [Figure 29-123](#) and [Figure 29-124](#), not all fields in the message buffer frame header are used for transmission. Some fields in the message buffer frame header are ignored, some are used for transmission, and some are checked for correct values. All checks that will be performed are described below.

For message buffers assigned to the key slot, no checks will be performed.

The value of the FID field must be equal to the value of the corresponding [Message Buffer Frame ID Registers \(FR_MBFIDRn\)](#). If the CC detects a mismatch while transmitting the frame header, it will set the frame ID error flag FID_EF in the [CHI Error Flag Register \(FR_CHIERFR\)](#). The value of the FID field will be ignored and replaced by the value provided in the [Message Buffer Frame ID Registers \(FR_MBFIDRn\)](#).

For transmit message buffers assigned to the *static* segment, the PLDLEN value must be equal to the value of the payload_length_static field in the [Protocol Configuration Register 19 \(FR_PCR19\)](#). If this is not fulfilled, the static payload length error flag SPL_EF in the [CHI Error Flag Register \(FR_CHIERFR\)](#) is set when the message buffer is under transmission. A syntactically and semantically correct frame is generated with payload_length_static payload words and the payload length field in the transmitted frame header set to payload_length_static.

For transmit message buffers assigned to the *dynamic* segment, the PLDLEN value must be less than or equal to the value of the `max_payload_length_dynamic` field in the [Protocol Configuration Register 24 \(FR_PCR24\)](#). If this is not fulfilled, the dynamic payload length error flag `DPL_EF` in the [CHI Error Flag Register \(FR_CHIERFR\)](#) is set when the message buffer is under transmission. A syntactically and semantically correct dynamic frame is generated with PLDLEN payload words and the payload length field in the frame header set to PLDLEN.

Table 29-99. Frame Header field descriptions (Receive Message Buffer and Receive FFO)

Field	Description
R	Reserved Bit — This is the value of the <i>Reserved bit</i> of the received frame stored in the message buffer.
PPI	Payload Preamble Indicator — This is the value of the <i>Payload Preamble Indicator</i> of the received frame stored in the message buffer.
NUF	Null Frame Indicator — This is the value of the <i>Null Frame Indicator</i> of the received frame stored in the message buffer.
SYF	Sync Frame Indicator — This is the value of the <i>Sync Frame Indicator</i> of the received frame stored in the message buffer.
SUF	Startup Frame Indicator — This is the value of the <i>Startup Frame Indicator</i> of the received frame stored in the message buffer.
FID	Frame ID — This is the value of the <i>Frame ID</i> field of the received frame stored in the message buffer.
CYCCNT	Cycle Count — This is the number of the communication cycle in which the frame stored in the message buffer was received.
PLDLEN	Payload Length — This is the value of the <i>Payload Length</i> field of the received frame stored in the message buffer.
HDCRC	Header CRC — This is the value of the <i>Header CRC</i> field of the received frame stored in the message buffer.

Table 29-100. Frame Header field descriptions (Transmit Message Buffer)

Field	Description
R	Reserved Bit — This bit is not used. The value of the <i>Reserved bit</i> is generated internally according to <i>FlexRay Communications System Protocol Specification, Version 2.1 Rev A</i> .
PPI	Payload Preamble Indicator — This bit provides the value of the <i>Payload Preamble Indicator</i> for the frame transmitted from the message buffer.
NUF	Null Frame Indicator — This bit is not used. The value of the <i>Null Frame Indicator</i> is generated internally according to <i>FlexRay Communications System Protocol Specification, Version 2.1 Rev A</i> .
SYF	Sync Frame Indicator — This bit is not used. The value of the <i>Sync Frame Indicator</i> is generated internally according to <i>FlexRay Communications System Protocol Specification, Version 2.1 Rev A</i> .
SUF	Startup Frame Indicator — This bit is not used. The value of the <i>Startup Frame Indicator</i> is generated internally according to <i>FlexRay Communications System Protocol Specification, Version 2.1 Rev A</i> .
FID	Frame ID — This field is checked as described in Frame Header Checks .
CYCCNT	Cycle Count — This field is not used. The value of the transmitted <i>Cycle Count</i> field is taken from the internal communication cycle counter.
PLDLEN	Payload Length — This field is checked and used as described in Frame Header Checks .
HDCRC	Header CRC — This field provides the value of the <i>Header CRC</i> field for the frame transmitted from the message buffer.

29.6.5.2.2 Slot Status Description

The slot status is a read-only structure for the application and a write-only structure for the CC. The meaning and content of the slot status in the message buffer header field depends on the message buffer type.

Receive Message Buffer and Receive FIFO Slot Status Description

This section describes the slot status structure for the individual receive message buffers and receive FIFOs. The content of the slot status structure for receive message buffers depends on the message buffer type and on the channel assignment for individual receive message buffers as given by [Table 29-101](#).

Table 29-101. Receive Message Buffer Slot Status Content

Receive Message Buffer Type	Slot Status Content
Individual Receive Message Buffer assigned to both channels FR_MBCCFR η [CHA] = 1 and FR_MBCCFR η [CHB] = 1	See Figure 29-125
Individual Receive Message Buffer assigned to channel A FR_MBCCFR η [CHA] = 1 and FR_MBCCFR η [CHB] = 0	See Figure 29-126
Individual Receive Message Buffer assigned to channel B FR_MBCCFR η [CHA] = 0 and FR_MBCCFR η [CHB] = 1	See Figure 29-127
Receive FIFO Channel A Message Buffer	See Figure 29-126
Receive FIFO Channel B Message Buffer	See Figure 29-127

The meaning of the bits in the slot status structure is explained in [Table 29-102](#).




Figure 29-125. Receive Message Buffer Slot Status Structure (ChAB)




Figure 29-126. Receive Message Buffer Slot Status Structure (ChA)




Figure 29-127. Receive Message Buffer Slot Status Structure (ChB)

Table 29-102. Receive Message Buffer Slot Status field description

Field	Description
Common Message Buffer Status Bits	
VFB	Valid Frame on Channel B — Protocol-related variable: <i>vSS!ValidFrame</i> channel B 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYB	Sync Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel B 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFB	Null Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel B 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1
SUB	Startup Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel B 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEB	Syntax Error on Channel B — Protocol-related variable: <i>vSS!SyntaxError</i> channel B 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEB	Content Error on Channel B — Protocol-related variable: <i>vSS!ContentError</i> channel B 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1
BVB	Boundary Violation on Channel B — Protocol-related variable: <i>vSS!BViolation</i> channel B 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1
CH	Channel first valid received — This status bit applies only to receive message buffers assigned to the static segment and to both channels. It indicates the channel that has received the <i>first valid</i> frame in the slot. This flag is set to 0 if no valid frame was received at all in the subscribed slot. 0 First valid frame received on channel A, or no valid frame received at all. 1 First valid frame received on channel B.
VFA	Valid Frame on Channel A — Protocol-related variable: <i>vSS!ValidFrame</i> channel A 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYA	Sync Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel A 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFA	Null Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel A 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1
SUA	Startup Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel A 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEA	Syntax Error on Channel A — Protocol-related variable: <i>vSS!SyntaxError</i> channel A 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEA	Content Error on Channel A — Protocol-related variable: <i>vSS!ContentError</i> channel A 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1
BVA	Boundary Violation on Channel A — Protocol-related variable: <i>vSS!BViolation</i> channel A 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1

Transmit Message Buffer Slot Status Description

This section describes the slot status structure for transmit message buffers. Only the TCA and TCB status bits are directly related to the transmission process. All other status bits in this structure are related to a receive process that may have occurred. The content of the slot status structure for transmit message buffers depends on the channel assignment as given by [Table 29-103](#).

Table 29-103. Transmit Message Buffer Slot Status Content

Transmit Message Buffer Type	Slot Status Content
Individual Transmit Message Buffer assigned to both channels FR_MBCCFR η [CHA] = 1 and FR_MBCCFR η [CHB] = 1	see Figure 29-128
Individual Transmit Message Buffer assigned to channel A FR_MBCCFR η [CHA] = 1 and FR_MBCCFR η [CHB] = 0	see Figure 29-129
Individual Transmit Message Buffer assigned to channel B FR_MBCCFR η [CHA] = 0 and FR_MBCCFR η [CHB] = 1	see Figure 29-130

The meaning of the bits in the slot status structure is described in [Table 29-102](#).




Figure 29-128. Transmit Message Buffer Slot Status Structure (ChAB)




Figure 29-129. Transmit Message Buffer Slot Status Structure (ChA)




Figure 29-130. Transmit Message Buffer Slot Status Structure (ChB)

Table 29-104. Transmit Message Buffer Slot Status Structure field descriptions

Field	Description
VFB	Valid Frame on Channel B — Protocol-related variable: <i>vSS!ValidFrame</i> channel B 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYB	Sync Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel B 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFB	Null Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel B 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1

Table 29-104. Transmit Message Buffer Slot Status Structure field descriptions (continued)

Field	Description
SUB	Startup Frame Indicator Channel B — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel B 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEB	Syntax Error on Channel B — Protocol-related variable: <i>vSS!SyntaxError</i> channel B 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEB	Content Error on Channel B — Protocol-related variable: <i>vSS!ContentError</i> channel B 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1
BVB	Boundary Violation on Channel B — Protocol-related variable: <i>vSS!BViolation</i> channel B 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1
TCB	Transmission Conflict on Channel B — Protocol-related variable: <i>vSS!TxConflict</i> channel B 0 <i>vSS!TxConflict</i> = 0 1 <i>vSS!TxConflict</i> = 1
VFA	Valid Frame on Channel A — Protocol-related variable: <i>vSS!ValidFrame</i> channel A 0 <i>vSS!ValidFrame</i> = 0 1 <i>vSS!ValidFrame</i> = 1
SYA	Sync Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SyFIndicator</i> channel A 0 <i>vRF!Header!SyFIndicator</i> = 0 1 <i>vRF!Header!SyFIndicator</i> = 1
NFA	Null Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!NFIndicator</i> channel A 0 <i>vRF!Header!NFIndicator</i> = 0 1 <i>vRF!Header!NFIndicator</i> = 1
SUA	Startup Frame Indicator Channel A — Protocol-related variable: <i>vRF!Header!SuFIndicator</i> channel A 0 <i>vRF!Header!SuFIndicator</i> = 0 1 <i>vRF!Header!SuFIndicator</i> = 1
SEA	Syntax Error on Channel A — Protocol-related variable: <i>vSS!SyntaxError</i> channel A 0 <i>vSS!SyntaxError</i> = 0 1 <i>vSS!SyntaxError</i> = 1
CEA	Content Error on Channel A — Protocol-related variable: <i>vSS!ContentError</i> channel A 0 <i>vSS!ContentError</i> = 0 1 <i>vSS!ContentError</i> = 1
BVA	Boundary Violation on Channel A — Protocol-related variable: <i>vSS!BViolation</i> channel A 0 <i>vSS!BViolation</i> = 0 1 <i>vSS!BViolation</i> = 1
TCA	Transmission Conflict on Channel A — Protocol-related variable: <i>vSS!TxConflict</i> channel A 0 <i>vSS!TxConflict</i> = 0 1 <i>vSS!TxConflict</i> = 1

29.6.5.3 Message Buffer Data field description

The message buffer data field is used to store the frame payload data, or a part of it, of the frame to be transmitted to or received from the FlexRay bus. The minimum required length of this field depends on the message buffer type that the physical message buffer is assigned to and is given in [Table 29-105](#). The structure of the message buffer data field is given in [Figure 29-131](#).

Table 29-105. Message Buffer Data Field Minimum Length

physical message buffer assigned to	minimum length defined by
Individual Message Buffer in Segment 1	FR_MBDSR[MBSEG1DS]
Receive Shadow Buffer in Segment 1	FR_MBDSR[MBSEG1DS]
Individual Message Buffer in Segment 2	FR_MBDSR[MBSEG2DS]
Receive Shadow Buffer in Segment 2	FR_MBDSR[MBSEG2DS]
Receive FIFO for channel A	FR_RFDSR[ENTRY_SIZE] (FR_RFWMSR[SEL] = 0)
Receive FIFO for channel B	FR_RFDSR[ENTRY_SIZE] (FR_RFWMSR[SEL] = 1)

NOTE

The CC will not access any locations outside the message buffer data field boundaries given by [Table 29-105](#).




Figure 29-131. Message Buffer Data Field Structure

The message buffer data field is located in the FlexRay memory area; thus, the CC has no means to control application write access to the field. To ensure data consistency, the application must follow a write and read access scheme.

29.6.5.3.1 Message Buffer Data Field Read Access

For transmit message buffers, the CC will not modify the content of the Message Buffer Data Field. Thus the application can read back the data at any time without any impact on data consistency.

For receive message buffers the application must lock the related receive message buffer and retrieve the message buffer header index from the [Message Buffer Index Registers \(FR_MBIDX_{Rn}\)](#). While the message buffer is locked, the CC will not update the Message Buffer Data Field.

For receive FIFOs, the application can read the message buffer indicated by the [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) or the [Receive FIFO B Read Index Register \(FR_RFBRIR\)](#) when the related fill levels in the [Receive FIFO Fill Level and POP Count Register \(FR_RFFLPCR\)](#) indicate a non-empty FIFO.

29.6.5.3.2 Message Buffer Data Field Write Access

For receive message buffers, receive shadow buffers, and receive FIFOs, the application must not write to the message buffer data field.

For transmit message buffers, the application must follow the write access restrictions given in [Table 29-106](#).

Table 29-106. Frame Data Write Access Constraints

Field	CC/MB State
DATA, MID, NMV	<i>POC:config</i> or MB_DIS or MB_LCK

Table 29-107. Frame Data field descriptions

Field	Description
DATA 0, DATA 1, ... DATA N-1	Message Data — Provides the message data received or to be transmitted. For receive message buffer and receive FIFOs, this field provides the message data received for this message buffer. For transmit message buffers, the field provides the message data to be transmitted.
MID 0, MID 1	Message Identifier — If the payload preamble bit PPI is set in the message buffer frame header, the MID field holds the message ID of a dynamic frame located in the message buffer. The receive FIFO filter uses the received message ID for message ID filtering.
NMV 0, NMV 1, ... NMV 11	Network Management Vector — If the payload preamble bit PPI is set in the message buffer frame header, the network management vector field holds the network management vector of a static frame located in the message buffer. Note: The MID and NMV bytes replace the corresponding DATA bytes.

29.6.6 Individual Message Buffer Functional Description

The CC provides these basic types of individual message buffers:

- Transmit message buffers
- Receive message buffers

Before an individual message buffer can be used, it must be configured by the application. After the initial configuration, the message buffer can be reconfigured later. The set of the configuration data for individual message buffers is given in [Section 29.6.3.4.1, Individual Message Buffer Configuration Data](#).

29.6.6.1 Individual Message Buffer Configuration

The individual message buffer configuration consists of two steps. The first step is the allocation of the required amount of memory for the FlexRay memory area. The second step is the programming of the message buffer configuration registers, which is described in this section.

29.6.6.1.1 Common Configuration Data

One part of the message buffer configuration data is common to all individual message buffers and the receive shadow buffers. These data can only be set when the protocol is in the *POC:config* state.

The application configures the number of utilized individual message buffers by writing the message buffer number of the last utilized message buffer into the LAST_MB_UTIL field in the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#).

The application configures the size of the two segments of individual message buffers by writing the message buffer number of the last message buffer in the first segment into the LAST_MB_SEG1 field in the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#).

The application configures the length of the message buffer data fields for both of the message buffer segments by writing to the MBSEG2DS and MBSEG1DS fields in the [Message Buffer Data Size Register \(FR_MBDSR\)](#).

Depending on the current receive functionality of the CC, the application must configure the receive shadow buffers. For each segment and for each channel with at least one individual receive message buffer assigned, the application must configure the related receive shadow buffer using the [Receive Shadow Buffer Index Register \(FR_RSBIR\)](#).

29.6.6.1.2 Specific Configuration Data

The second part of the message buffer configuration data is specific for each message buffer.

These data can be changed only when either

- The protocol is in the *POC:config* state, or
- The message buffer is disabled (FR_MBCCSRn[EDS] = 0)

The individual message buffer type is defined by the MTD and MBT bits in the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSRn\)](#) as given in [Table 29-108](#).

Table 29-108. Individual Message Buffer Types

FR_MBCCSRn		Individual Message Buffer Description
MTD	MBT	
0	0	Receive Message Buffer
0	1	Reserved
1	0	Transmit Message Buffer
1	1	Reserved

The message buffer specific configuration data are

1. MTD bits in [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSRn\)](#).
2. All fields and bits in [Message Buffer Cycle Counter Filter Registers \(FR_MBCCFRn\)](#).
3. All fields and bits in [Message Buffer Frame ID Registers \(FR_MBFIDRn\)](#).
4. All fields and bits in [Message Buffer Index Registers \(FR_MBIDXRn\)](#).

The meaning of the specific configuration data depends on the message buffer type, as given in the detailed message buffer type descriptions [Section 29.6.6.2, Transmit Message Buffers](#), and [Section 29.6.6.3, Receive Message Buffers](#).

29.6.6.2 Transmit Message Buffers

The section provides a detailed description of the functionality of single buffered transmit message buffers.

A transmit message buffer is used by the application to provide message data to the CC that will be transmitted over the FlexRay Bus. The CC uses the transmit message buffers to provide information about the transmission process and status information about the slot in which the message was transmitted.

The individual message buffer with message buffer number n is configured to be a transmit message buffer by the following settings:

- $FR_MBCCSR_n[MBT] = 0$ (single-buffered message buffer)
- $FR_MBCCSR_n[MTD] = 1$ (transmit message buffer)

29.6.6.2.1 Access Regions

To certain message buffer fields, both the application and the CC have access. To ensure data consistency, a message buffer locking scheme is implemented, which controls the access to the data, control, and status bits of a message buffer. The access regions for transmit message buffers are depicted in Figure 29-132. A description of the regions is given in Table 29-109. If a region is active as indicated in Table 29-110, the access scheme given for that region applies to the message buffer.




Figure 29-132. Transmit Message Buffer Access Regions

Table 29-109. Transmit Message Buffer Access Regions Description

Region	Access from		Region used for
	Application	Module	
CFG	read/write	—	Message Buffer Configuration
MSG	read/write	—	Message Data and Slot Status Access
NF	—	read-only	Message Header Access for Null Frame Transmission
TX	—	read/write	Message Transmission and Slot Status Update
CM	—	read-only	Message Buffer Validation
SR	—	read-only	Message Buffer Search

The trigger bits $FR_MBCCSR_n[EDT]$ and $FR_MBCCSR_n[LCKT]$, and the interrupt enable bit $FR_MBCCSR_n[MBIE]$ are not under access control and can be accessed from the application at any time. The status bits $FR_MBCCSR_n[EDS]$ and $FR_MBCCSR_n[LCKS]$ are not under access control and can be accessed from the CC at any time.

The interrupt flag `FR_MBCCSRn[MBIF]` is not under access control and can be accessed from the application and the CC at any time. CC clear access has higher priority.

The CC restricts its access to the regions depending on the current state of the message buffer. The application must adhere to these restrictions in order to ensure data consistency. The transmit message buffer states are given in [Figure 29-133](#). A description of the states is given in [Table 29-110](#), which also provides the access scheme for the access regions.

The status bits `FR_MBCCSRn[EDS]` and `FR_MBCCSRn[LCKS]` provide the application with the required message buffer status information. The internal status information is not visible to the application.

29.6.6.2.2 Message Buffer States

This section describes the transmit message buffer states and provides a state diagram.




Figure 29-133. Transmit Message Buffer States

Table 29-110. Transmit Message Buffer State Description

State	FR_MBCCSRn		Access Region		Description
	EDS	LCKS	Appl.	Module	
Idle	1	0	—	CM, SR	Idle — Message Buffer is idle. Included in message buffer search.
HDis	0	0	CFG	—	Disabled — Message Buffer under configuration. Excluded from message buffer search.
HDisLck	0	1	CFG	—	Disabled and Locked — Message Buffer under configuration. Excluded from message buffer search.
HLck	1	1	MSG	SR	Locked — Applications access to data, control, and status. Included in message buffer search.

Table 29-110. Transmit Message Buffer State Description (continued)

State	FR_MBCCSRn		Access Region		Description
	EDS	LCKS	Appl.	Module	
CCSa	1	0	—	—	Slot Assigned — Message buffer assigned to next static slot. Ready for Null Frame transmission.
HLckCCSa	1	1	MSG	—	Locked and Slot Assigned — Applications access to data, control, and status. Message buffer assigned to next static slot
CCNf	1	0	—	NF	Null Frame Transmission — Header is used for null frame transmission.
HLckCCNf	1	1	MSG	NF	Locked and Null Frame Transmission — Applications access to data, control, and status. Header is used for null frame transmission.
CCMa	1	0	—	CM	Message Available — Message buffer is assigned to next slot and cycle counter filter matches.
HLckCCMa	1	1	MSG	—	Locked and Message Available — Applications access to data, control, and status. Message buffer is assigned to next slot and cycle counter filter matches.
CCTx	1	0	—	TX	Message Transmission — Message buffer data transmit. Payload data from buffer transmitted.
CCSu	1	0	—	TX	Status Update — Message buffer status update. Update of status flags, the slot status field, and the header index.

29.6.6.2.3 Message Buffer Transitions

Application Transitions

The application transitions can be triggered by the application using the commands described in [Table 29-111](#). The application issues the commands by writing to the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSRn\)](#). Only one command can be issued with one write access. Each command is executed immediately. If the command is ignored, it must be issued again.

Message Buffer Enable and Disable

The enable and disable commands are issued by writing 1 to the trigger bit FR_MBCCSRn[EDT]. The transition that will be triggered by each of these commands depends on the current value of the status bit FR_MBCCSRn[EDS]. If the command triggers the disable transition HD and the message buffer is in one of the states CCSa, HLckCCSa, CCMa, HLckCCMa, CCNf, HLckCCNf, or CCTx, the disable transition has no effect (command is ignored) and the message buffer state is not changed. No notification is given to the application.

If the communication controller is started as a non-coldstart node and configured and enabled message buffers in the POC config state for Slot 1, then the message buffer cannot be disabled in the INTEGRATION_LISTEN state by directly writing '1' to the EDT bit.

To facilitate this, a FREEZE command needs to be issued just before running the message buffer disable for slot 1. This should enable the message buffer disable during the LISTEN states.

Message Buffer Lock and Unlock

The lock and unlock commands are issued by writing 1 to the trigger bit `FR_MBCCSR n [LCKT]`. The transition that will be triggered by each of these commands depends on the current value of the status bit `FR_MBCCSR n [LCKS]`. If the command triggers the lock transition HL and the message buffer is in the state CCTx, the lock transition has no effect (command is ignored) and message buffer state is not changed. In this case, the message buffer lock error flag LCK_EF in the [CHI Error Flag Register \(FR_CHIERFR\)](#) is set.

Table 29-111. Transmit Message Buffer Application Transitions

Transition	Command	Condition	Description
HE	<code>FR_MBCCSRn[EDT]:= 1</code>	<code>FR_MBCCSRn[EDS] = 0</code>	Application triggers message buffer enable.
HD		<code>FR_MBCCSRn[EDS] = 1</code>	Application triggers message buffer disable.
HL	<code>FR_MBCCSRn[LCKT]:= 1</code>	<code>FR_MBCCSRn[LCKS] = 0</code>	Application triggers message buffer lock.
HU		<code>FR_MBCCSRn[LCKS] = 1</code>	Application triggers message buffer unlock.

Module Transitions

The module transitions that can be triggered by the CC are described in [Table 29-112](#). Each transition will be triggered for certain message buffers when the related condition is fulfilled.

Table 29-112. Transmit Message Buffer Module Transitions

Transition	Condition	Description
SA	Slot match and static slot	<u>S</u> lot <u>A</u> ssigned — Message buffer is assigned to next static slot.
MA	Slot match and CycleCounter match	<u>M</u> essage <u>A</u> vailable — Message buffer is assigned to next slot and cycle counter filter matches.
TX	Slot start and <code>FR_MBCCSRn[CMT] = 1</code>	<u>T</u> ransmission <u>S</u> lot <u>S</u> tart — Slot Start and commit bit CMT is set. In case of a dynamic slot, pLatestTx is not exceeded.
SU	Status updated	<u>S</u> tatus <u>U</u> pdated — Slot Status field and message buffer status flags updated. Interrupt flag set.
STS	Static slot start	<u>S</u> tatic <u>S</u> lot <u>S</u> tart — Start of static slot.
DSS	Dynamic slot start or symbol window start or NIT start	<u>D</u> ynamic <u>S</u> lot or <u>S</u> egment <u>S</u> tart — Start of dynamic slot or symbol window or NIT.
SSS	Slot start or symbol window start or NIT start	<u>S</u> lot or <u>S</u> egment <u>S</u> tart — Start of static slot or dynamic slot or symbol window or NIT.

Transition Priorities

The application can trigger only one transition at a time. There is no need to specify priorities among them.

As shown in the first part of [Table 29-113](#), the module transitions have a higher priority than the application transitions. For all states except the CCMa state, both a lock/unlock transition HL/HD and a module transition can be executed at the same time. The result state is reached by first applying the application transition and subsequently the module transition to the intermediately reached state. For example, if the message buffer is in the HLck state and the application unlocks the message buffer by the

HU transition and the module triggers the slot assigned transition SA, the intermediate state is Idle and the resulting state is CCSa.

The priorities among the module transitions is given in the second part of [Table 29-113](#).

Table 29-113. Transmit Message Buffer Transition Priorities

State	Priorities	Description
Module vs. Application		
Idle, HLck	SA > HD	Slot Assigned > Message Buffer Disable
	MA > HD	Message Available > Message Buffer Disable
CCMa	TX > HL	Transmission Start > Message Buffer Lock
Module Internal		
Idle, HLck	MA > SA	Message Available > Slot Assigned
CCMa	TX > STS	Transmission Slot Start > Static Slot Start
	TX > DSS	Transmission Slot Start > Dynamic Slot Start

29.6.6.2.4 Transmit Message Setup

To transmit a message over the FlexRay bus, the application writes the message data into the message buffer data field and sets the commit bit CMT in the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSR_n\)](#). The physical access to the message buffer data field is described in [Section 29.6.3.1, Individual Message Buffers](#).

As indicated by [Table 29-110](#), the application shall write to the message buffer data field and change the commit bit CMT only if the transmit message buffer is in one of the states HDis, HDisLck, HLck, HLckCCSa, HLckCCMa, or HLckCCMa. The application can change the state of a message buffer if it issues the appropriate commands shown in [Table 29-111](#). The state change is indicated through the FR_MBCCSR_n[EDS] and FR_MBCCSR_n[LCKS] status bits.

If the transmit message buffer enters one of the states HDis, HDisLck, HLck, HLckCCSa, HLckCCMa, or HLckCCMa the FR_MBCCSR_n[DVAL] flag is negated.

29.6.6.2.5 Message Transmission

As a result of the message buffer search described in [Section 29.6.7, Individual Message Buffer Search](#), the CC triggers the message available transition MA for up to two transmit message buffers. This changes the message buffer state from Idle to CCMa and the message buffers can be used for message transmission in the next slot.

The CC transmits a message from a message buffer if both of the following two conditions are fulfilled at the start of the transmission slot:

1. The message buffer is in the message available state CCMa.
2. The message data are still valid, (FR_MBCCSR_n[CMT] = 1).

In this case, the CC triggers the TX transition and changes the message buffer state to CCTx. A transmit message buffer timing and state change diagram for message transmission is given in [Figure 29-134](#). In this example, the message buffer with message buffer number *n* is Idle at the start of the search slot,

matches the slot and cycle number of the next slot, and message buffer data are valid ($FR_MBCCSR_n[CMT] = 1$).




Figure 29-134. Message Transmission Timing




Figure 29-135. Message Transmission from HLck state with unlock

The amount of message data read from the FlexRay memory area and transferred to the FlexRay bus is determined by these three items:

1. The message buffer segment that the message buffer is assigned to, as defined by the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#).
2. The message buffer data field size, as defined by the related field of the [Message Buffer Data Size Register \(FR_MBDSR\)](#).
3. The value of the PLDLEN field in the message buffer header field, as described in [Section 29.6.5.2.1, Frame Header Description](#).

If a message buffer is assigned to message buffer segment 1, and $PLDLEN > MBSEG1DS$, then $2 \times MBSEG1DS$ bytes will be read from the message buffer data field and zero padding is used for the remaining bytes for the FlexRay bus transfer. If $PLDLEN \leq MBSEG1DS$, the CC reads and transfers $2 \times PLDLEN$ bytes. The same holds for segment 2 and $MBSEG2DS$.

29.6.6.2.6 Null Frame Transmission

A static slot with slot number S is assigned to the CC for channel A, if at least one transmit message buffer is configured with the $FR_MBFIDR_n[FID]$ set to S and $FR_MBCCFR_n[CHA]$ set to 1. A Null Frame is transmitted in the static slot S on channel A if this slot is assigned to the CC for channel A, and all transmit message buffers with $FR_MBFIDR_n[FID] = s$ and $FR_MBCCFR_n[CHA] = 1$ are either not committed, i.e., $FR_MBCCSR_n[CMT] = 0$, or locked by the application ($FR_MBCCSR_n[LCKS] = 1$), or the cycle counter filter is enabled and does not match.

Additionally, the application can clear the commit bit of a message buffer that is in the CCSa state, which is called *uncommit* or *transmit abort*. This message buffer will be used for null frame transmission.

As a result of the message buffer search described in [Section 29.6.7, Individual Message Buffer Search](#), the CC triggers the slot assigned transition SA for up to two transmit message buffers if at least one of the conditions mentioned above is fulfilled for these message buffers. The transition SA changes the message buffer states from either Idle to CCSa or from HLck to HLckCCSa. In each case, these message buffers will be used for null frame transmission in the next slot. A message buffer timing and state change diagram for null frame transmission from Idle state is given in [Figure 29-136](#).




Figure 29-136. Null Frame Transmission from Idle state

A message buffer timing and state change diagram for null frame transmission from HLck state is given in [Figure 29-137](#).




Figure 29-137. Null Frame Transmission from HLck state

If a transmit message buffer is in the CCSa or HLckCCSa state at the start of the transmission slot, a null frame is transmitted in any case, even if the message buffer is unlocked or committed before the transmission slot starts. A transmit message buffer timing and state change diagram for null frame transmission for this case is given in [Figure 29-138](#).




Figure 29-138. Null Frame Transmission from HLck state with unlock

Since the null frame transmission will not use the message buffer data, the application can lock/unlock the message buffer during null frame transmission. A transmit message buffer timing and state change diagram for null frame transmission for this case is given in [Figure 29-139](#).




Figure 29-139. Null Frame Transmission from Idle state with locking

29.6.6.2.7 Message Buffer Status Update

After the end of each slot, the PE generates the slot status vector. Depending on the status, the transmitted frame type, and the amount of transmitted data, the message buffer status is updated.

Message Buffer Status Update after Complete Message Transmission

The term complete message transmission refers to the fact that all payload data stored in the message buffer were sent to the FlexRay bus. In this case, the CC updates the slot status field of the message buffer and triggers the status updated transition SU. With the SU transition, the CC sets the message buffer interrupt flag `FR_MBCCSRn[MBIF]` to indicate the successful message transmission.

Depending on the transmission mode flag `FR_MBCCFRn[MTM]`, the CC changes the commit flag `FR_MBCCSRn[CMT]` and the valid flag `FR_MBCCSRn[DVAL]`. If the `FR_MBCCFRn[MTM]` flag is negated, the message buffer is in the *event transmission mode*. In this case, each committed message is transmitted only once. The commit flag `FR_MBCCSRn[CMT]` is cleared with the SU transition. If the `FR_MBCCFRn[MTM]` flag is asserted, the message buffer is in the *state transmission mode*. In this case, each committed message is transmitted as long as the application provides new data or locks the message buffers. The CC will not clear the `FR_MBCCSRn[CMT]` flag at the end of transmission and will set the valid flag `FR_MBCCSRn[DVAL]` to indicate that the message will be transmitted again.

Message Buffer Status Update after Incomplete Message Transmission

The term “incomplete message transmission” refers to the fact that not all payload data that should be transmitted were sent to the FlexRay bus. This may be caused by the following regular conditions in the dynamic segment:

- The transmission slot starts in a minislot with a minislot number greater than *pLatestTx*.
- The transmission slot did not exist in the dynamic segment at all.

Additionally, an incomplete message transmission can be caused by internal communication errors. If those errors occur, the Protocol Engine Communication Failure Interrupt Flag `PECF_IF` is set in the [Protocol Interrupt Flag Register 1 \(FR_PIFR1\)](#).

In either of these two cases, the status of the message buffer is not changed at all with the SU transition. The slot status field is not updated, the status and control flags are not changed, and the interrupt flag is not set.

Message Buffer Status Update after Null Frame Transmission

After the transmission of a null frame, the status of the message buffer that was used for the null frame transmission is not changed at all. The slot status field is not updated, the status and control flags are not changed, and the interrupt flag is not set.

29.6.6.3 Receive Message Buffers

The section provides a detailed description of the functionality of the receive message buffers. If receive message buffers are used it is necessary to configure the related receive shadow buffer as described in [Section 29.6.3.2, Receive Shadow Buffers](#).

A receive message buffer is used to receive a message from the FlexRay Bus based on individual filter criteria. The CC uses the receive message buffer to provide the following data to the application:

- Message data received
- Information about the reception process
- Status information about the slot in which the message was received

An individual message buffer with message buffer number n is configured as a receive message buffer by the following configuration settings:

- $FR_MBCCSR_n[MTD] = 0$ (receive message buffer)

To certain message buffer fields, both the application and the CC have access. To ensure data consistency, a message buffer locking scheme is implemented that is used to control the access to the data, control, and status bits of a message buffer. The access regions for receive message buffers are depicted in [Figure 29-140](#). A description of the regions is given in [Table 29-114](#). If a region is active as indicated in [Table 29-115](#), the access scheme given for that region applies to the message buffer.




Figure 29-140. Receive Message Buffer Access Regions

Table 29-114. Receive Message Buffer Access Region Description

Region	Access from		Region used for
	Application	Module	
CFG	read/write	—	Message Buffer Configuration, Message Data and Status Access
MSG	read/write	—	Message Data, Header, and Status Access
RX	—	write-only	Message Reception and Status Update
SR	—	read-only	Message Buffer Search Data

The trigger bits FR_MBCCSR n [EDT] and FR_MBCCSR n [LCKT] and the interrupt enable bit FR_MBCCSR n [MBIE] are not under access control and can be accessed from the application at any time. The status bits FR_MBCCSR n [EDS] and FR_MBCCSR n [LCKS] are not under access control and can be accessed from the CC at any time.

The interrupt flag FR_MBCCSR n [MBIF] is not under access control and can be accessed from the application and the CC at any time. CC set access has higher priority.

The CC restricts its access to the regions depending on the current state of the message buffer. The application must adhere to these restrictions in order to ensure data consistency. The receive message buffer states are given in Figure 29-141. A description of the message buffer states is given in Table 29-110, which also provides the access scheme for the access regions.

The status bits FR_MBCCSR n [EDS] and FR_MBCCSR n [LCKS] provide the application with the required status information. The internal status information is not visible to the application.




Figure 29-141. Receive Message Buffer States

Table 29-115. Receive Message Buffer States and Access

State	FR_MBCCSR n		Access from		Description
	EDS	LCKS	Appl.	Module	
Idle	1	0	—	SR	Idle — Message Buffer is idle. Included in message buffer search.
HDIs	0	0	CFG	—	Disabled — Message Buffer under configuration. Excluded from message buffer search.

Table 29-115. Receive Message Buffer States and Access (continued)

State	FR_MBCCSR n		Access from		Description
	EDS	LCKS	Appl.	Module	
HDisLck	0	1	CFG	—	Disabled and Locked — Message Buffer under configuration. Excluded from message buffer search.
HLck	1	1	MSG	—	Locked — Applications access to data, control, and status. Included in message buffer search.
CCBs	1	0	—	—	Buffer Subscribed — Message buffer subscribed for reception. Filter matches next (slot, cycle, channel) tuple.
HLckCCBs	1	1	MSG	—	Locked and Buffer Subscribed — Applications access to data, control, and status. Message buffer subscribed for reception.
CCR x	1	0	—	—	Message Receive — Message data received into related shadow buffer.
HLckCCR x	1	1	MSG	—	Locked and Message Receive — Applications access to data, control, and status. Message data received into related shadow buffer.
CCSu	1	0	—	RX	Status Update — Message buffer status update. Update of status flags, the slot status field, and the header index.

29.6.6.3.1 Message Buffer Transitions

Application Transitions

The application transitions that can be triggered by the application use the commands described in [Table 29-116](#). The application issues the commands by writing to the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSR \$n\$ \)](#). Only one command can be issued with one write access. Each command is executed immediately. If the command is ignored, it must be issued again.

Message Buffer Enable and Disable

The enable and disable commands are issued by writing 1 to the trigger bit FR_MBCCSR n [EDT]. The transition that will be triggered by each of these commands depends on the current value of the status bit FR_MBCCSR n [EDS]. If the command triggers the disable transition HD and the message buffer is in one of the states CCBs, HLckCCBs, or CCR x , the disable transition has no effect (command is ignored) and the message buffer state is not changed. No notification is given to the application.

If the communication controller is started as a non-coldstart node and configured and enabled message buffers in the POC config state for Slot 1, then the message buffer cannot be disabled in the INTEGRATION_LISTEN state by directly writing '1' to the EDT bit.

To facilitate this, a FREEZE command needs to be issued just before running the message buffer disable for slot 1. This should enable the message buffer disable during the LISTEN states.

Message Buffer Lock and Unlock

The lock and unlock commands are issued by writing 1 to the trigger bit FR_MBCCSR n [LCKT]. The transition that will be triggered by each of these commands depends on the current value of the status bit

FR_MBCCSR n [LCKS]. If the command triggers the lock transition HL while the message buffer is in the state CCR x , the lock transition has no effect (command is ignored) and the message buffer state is not changed. In this case, the message buffer lock error flag LCK_EF in the [CHI Error Flag Register \(FR_CHIERFR\)](#) is set.

Table 29-116. Receive Message Buffer Application Transitions

Transition	Host Command	Condition	Description
HE	FR_MBCCSR n [EDT]:= 1	FR_MBCCSR n [EDS] = 0	Application triggers message buffer enable.
HD		FR_MBCCSR n [EDS] = 1	Application triggers message buffer disable.
HL	FR_MBCCSR n [LCKT]:= 1	FR_MBCCSR n [LCKS] = 0	Application triggers message buffer lock.
HU		FR_MBCCSR n [LCKS] = 1	Application triggers message buffer unlock.

Module Transitions

The module transitions that can be triggered by the CC are described in [Table 29-117](#). Each transition will be triggered for certain message buffers when the related condition is fulfilled.

Table 29-117. Receive Message Buffer Module Transitions

Transition	Condition	Description
BS	Slot match and CycleCounter match	<u>B</u> uffer <u>S</u> ubscribed — The message buffer filter matches next slot and cycle.
SLS	Slot start	<u>S</u> lot <u>S</u> tart — Start of either Static Slot or Dynamic Slot.
SNS	Symbol window start or NIT start	<u>S</u> ymbol <u>W</u> indow or <u>N</u> IT <u>S</u> tart — Start of either Symbol Window or NIT.
SSS	Slot start or symbol window start or NIT start	<u>S</u> lot or <u>S</u> egment <u>S</u> tart — Start of either Static Slot, Dynamic Slot, Symbol Window, or NIT.
SU	Status updated	<u>S</u> tatus <u>U</u> ppdated — Slot Status field, message buffer status flags, header index updated. Interrupt flag set.

Transition Priorities

The application can trigger only one transition at a time. There is no need to specify priorities among them.

As shown in [Table 29-118](#), the module transitions have a higher priority than the application transitions. For all states except the CCR x state, a module transition and the application lock/unlock transition HL/HU can be executed at the same time. The result state is reached by first applying the module transition and subsequently the application transition to the intermediately reached state. For example, if the message buffer is in the buffer subscribed state CCBs and the module triggers the slot start transition SLS at the same time as the application locks the message buffer by the HL transition, the intermediate state is CCR x and the resulting state is locked buffer subscribed state HLckCCR x .

Table 29-118. Receive Message Buffer Transition Priorities

State	Priorities	Description
Module vs. Application		
Idle	BS > HD	Buffer Subscribed > Message Buffer Disable
HLck	BS > HD	Buffer Subscribed > Message Buffer Disable
CCR x	SSS > HL	Slot or Segment Start > Message Buffer Lock

29.6.6.3.2 Message Reception

As a result of the message buffer search, the CC changes the state of up to two enabled receive message buffers from either idle state Idle or locked state HLck to the either subscribed state CCBs or locked buffer subscribed state HLckCCBs by triggering the buffer subscribed transition BS.

If the receive message buffers for the next slot are assigned to both channels, then at most one receive message buffer is changed to a buffer subscribed state.

If more than one matching message buffer is assigned to a certain channel, then only the message buffer with the lowest message buffer number is in one of the states mentioned above.

With the start of the next static or dynamic slot the module triggers the slot start transition SLS. This changes the state of the subscribed receive message buffers from either CCBs to CCRx or from HLckCCBs to HLckCCRx, respectively.

During the reception slot, the received frame data are written into the shadow buffers. For details on receive shadow buffers, see [Section 29.6.6.3.5, Receive Shadow Buffers Concept](#). The data and status of the receive message buffers that are the CCRx or HLckCCRx are not modified in the reception slot.

29.6.6.3.3 Message Buffer Update

With the start of the next static or dynamic slot or with the start of the symbol window or NIT, the module triggers the slot or segment start transition SSS. This transition changes the state of the receiving receive message buffers from either CCRx to CCSu or from HLckCCRx to HLck, respectively.

If a message buffer was in the locked state HLckCCRx, no update will be performed. The received data are lost. This is indicated by setting the Frame Lost Channel A/B Error Flag FRLA_EF/FRLB_EF in the [CHI Error Flag Register \(FR_CHIERFR\)](#).

If a message buffer was in the CCRx state it is now in the CCSu state. After the evaluation of the slot status provided by the PE, the message buffer is updated. The message buffer update depends on the slot status bits and the segment the message buffer is assigned to. This is described in [Table 29-119](#).

Table 29-119. Receive Message Buffer Update

<i>vSS!ValidFrame</i>	<i>vRF!Header!NFIndicator</i>	Update description
1	1	Valid non-null frame received. <ul style="list-style-type: none"> • Message Buffer Data Field updated. • Frame Header Field updated. • Slot Status Field updated. • DUP:= 1 • DVAL:= 1 • MBIF:= 1
1	0	Valid null frame received. <ul style="list-style-type: none"> • Message Buffer Data Field <i>not</i> updated. • Frame Header Field <i>not</i> updated. • Slot Status Field updated. • DUP:= 0 • DVAL <i>not</i> changed • MBIF:= 1

Table 29-119. Receive Message Buffer Update (continued)

<i>vSS!ValidFrame</i>	<i>vRF!Header!NFIndicator</i>	Update description
0	x	No valid frame received. <ul style="list-style-type: none"> • Message Buffer Data Field not updated. • Frame Header Field not updated. • Slot Status Field updated. • DUP:= 0 • DVAL <i>not</i> changed. • MBIF:= 1, if the slot was not an empty dynamic slot. Note: An empty dynamic slot is indicated by the following frame and slot status bit values: <i>vSS!ValidFrame</i> = 0 and <i>vSS!SyntaxError</i> = 0 and <i>vSS!ContentError</i> = 0 and <i>vSS!Violation</i> = 0.

NOTE

If the number of the last slot in the current communication cycle on a given channel is n , then all receive message buffers assigned to this channel with $FR_MBFIDRn[FID] > n$ will not be updated at all.

When the receive message buffer update has finished, the status updated transition SU is triggered, which changes the buffer state from CCSu to Idle. An example diagram for a receive message buffer timing and state change for a normal frame reception is given in Figure 29-142.




Figure 29-142. Message Reception Timing

The amount of message data written into the message buffer data field of the receive shadow buffer is determined by the following items:

1. The message buffer segment that the message buffer is assigned to, as defined by the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#).
2. The message buffer data field size, as defined by the related field of the [Message Buffer Data Size Register \(FR_MBDSR\)](#).
3. The number of bytes received over the FlexRay bus.

If the message buffer is assigned to the message buffer segment 1, and the number of received bytes is greater than $2 \times FR_MBDSR.MBSEG1DS$, the CC writes only $2 \times FR_MBDSR.MBSEG1DS$ bytes into the message buffer data field of the receive shadow buffer. If the number of received bytes is less than $2 \times FR_MBDSR.MBSEG1DS$, the CC writes only the received number of bytes and will not change the trailing bytes in the message buffer data field of the receive shadow buffer. The same holds for the message buffer segment 2 with $FR_MBDSR.MBSEG2DS$.

29.6.6.3.4 Received Message Access

To access the message data received over the FlexRay bus, the application reads the message data stored in the message buffer data field of the corresponding receive message buffer. The access to the message buffer data field is described in [Section 29.6.3.1, Individual Message Buffers](#).

The application can read the message buffer data field if the receive message buffer is one of the states HDis, HDisLck, or HLck. If the message buffer is in one of these states, the CC will not change the content of the message buffer.

29.6.6.3.5 Receive Shadow Buffers Concept

The receive shadow buffer concept applies only to individual receive message buffers. The intention of this concept is to ensure that only syntactically and semantically valid received non-null frames are presented to the application in a receive message buffer. The basic structure of a receive shadow buffer is described in [Section 29.6.3.2, Receive Shadow Buffers](#).

The receive shadow buffers temporarily store the received frame header and message data. After the slot boundary the slot status information is generated. If the slot status information indicates the reception of the valid non-null frame (see [Table 29-119](#)), the CC writes the slot status into the slot status field of the receive shadow buffer and exchanges the content of the [Message Buffer Index Registers \(FR_MBIDXRn\)](#) with the content of the corresponding internal shadow buffer index register. In all other cases, the CC writes the slot status into the identified receive message buffer, depending on the slot status and the FlexRay segment the message buffer is assigned to.

The shadow buffer concept, with its index exchange, results in the fact that the FlexRay memory area located message buffer associated to an individual receive message buffer changes after successful reception of a valid frame. This means that the message buffer area in the FlexRay memory area accessed by the application for reading the received message is different from the initial setting of the message buffer. Therefore, the application must not rely on the index information written initially into the [Message Buffer Index Registers \(FR_MBIDXRn\)](#). Instead, the index of the message buffer header field must be fetched from the [Message Buffer Index Registers \(FR_MBIDXRn\)](#).

29.6.7 Individual Message Buffer Search

This section provides a detailed description of the message buffer search algorithm.

The message buffer search determines, for each enabled channel, if a slot s in a communication cycle c is assigned for frame or null frame transmission or if it is subscribed for frame reception on that channel.

The message buffer search is a sequential algorithm that is invoked at the following protocol-related events:

- NIT start
- Slot start in the static segment
- Minislot start in the dynamic segment

The message buffer search within the NIT searches for message buffers assigned or subscribed to slot 1. The message buffer search within slot n searches for message buffers assigned or subscribed to slot $n + 1$.

In general, the message buffer search for the next slot n considers only message buffers that are:

- Enabled ($FR_MBCCSR_n[EDS] = 1$)
- Matches the next slot n ($FR_MBFIDR_n[FID] = n$)

In addition, for the static segment only those message buffers are considered that match the condition of at least one row of [Table 29-120](#). For the dynamic segment, only those message buffers are considered that match the condition of at least one row of [Table 29-121](#). These message buffers are called *matching* message buffers.

For each enabled channel the message buffer search may identify multiple *matching* message buffers. Among all matching message buffers, the message buffers selected are those with the highest priority according to [Table 29-120](#) for the static segment and according to [Table 29-121](#) for the dynamic segment.

Table 29-120. Message Buffer Search Priority (static segment)

Priority	MTD	LCKS	CMT	CCFM ¹	Description	Transition
(highest) 0	1	0	1	1	Transmit buffer, matches cycle count, not locked and committed	MA
1	1	—	0	1	Transmit buffer, matches cycle count, not committed	SA
	1	1	—	1	Transmit buffer, matches cycle count, locked	SA
2	1	—	—	—	Transmit buffer	SA
3	0	0	n/a	1	Receive buffer, matches cycle count, not locked	SB
(lowest) 4	0	1	n/a	1	Receive buffer, matches cycle count, locked	SB

NOTES:

¹ Cycle Counter Filter Match, see [Section 29.6.7.1, Message Buffer Cycle Counter Filtering](#).

Table 29-121. Message Buffer Search Priority (dynamic segment)

Priority	MTD	LCKS	CMT	CCFM ¹	Description	Transition
(highest) 0	1	0	1	1	Transmit buffer, matches cycle count, not locked and committed	MA
1	0	0	n/a	1	Receive buffer, matches cycle count, not locked	SB
(lowest) 2	0	1	n/a	1	Receive buffer, matches cycle count, locked	SB

NOTES:

¹ Cycle Counter Filter Match, see [Section 29.6.7.1, Message Buffer Cycle Counter Filtering](#).

If there are multiple message buffers with highest priority, the message buffer with the lowest message buffer number is selected. All message buffers that have the highest priority must have a consistent channel assignment as specified in [Section 29.6.7.2, Message Buffer Channel Assignment Consistency](#).

Depending on the message buffer channel assignment, the same message buffer can be found for both channel A and channel B. In this case, this message buffer is used as described in [Section 29.6.3.1, Individual Message Buffers](#).

29.6.7.1 Message Buffer Cycle Counter Filtering

The message buffer cycle counter filter is a value-mask filter defined by the CCFE, CCFMSK, and CCFVAL fields in the [Message Buffer Cycle Counter Filter Registers \(FR_MBCCFRn\)](#). This filter determines a set of communication cycles in which the message buffer is considered for message reception or message transmission. If the cycle counter filter is disabled (CCFE = 0), this set of cycles consists of all communication cycles.

If the cycle counter filter of a message buffer does not match a certain communication cycle number, this message buffer is not considered for message transmission or reception in that communication cycle. In case of a transmit message buffer assigned to a slot in the static segment, though, this buffer is added to the matching message buffers to indicate the slot assignment and to trigger the null frame transmission.

The cycle counter filter of a message buffer matches the communication cycle with the number CYCCNT if at least one of the following conditions evaluates to true:

$$\text{MBCCFR}_n[\text{CCFE}] = 0 \quad \text{Eqn. 29-12}$$

$$\text{CYCCNT} \& \text{MBCCFR}_n[\text{CCFMSK}] = \text{MBCCFR}_n[\text{CCFVAL}] \& \text{MBCCFR}_n[\text{CCFMSK}] \quad \text{Eqn. 29-13}$$

29.6.7.2 Message Buffer Channel Assignment Consistency

The message buffer channel assignment given by the CHA and CHB bits in the [Message Buffer Cycle Counter Filter Registers \(FR_MBCCFRn\)](#) defines the channels on which the message buffer will receive or transmit. The message buffer with number n transmits or receives on channel A if $\text{FR_MBCCFR}_n[\text{CHA}] = 1$ and transmits or receives on channel B if $\text{FR_MBCCFR}_n[\text{CHB}] = 1$.

To ensure correct message buffer operation, all message buffers assigned to the same slot and with the same priority must have a *consistent* channel assignment. That means they must be either assigned to one channel only, or must be assigned to *both* channels. The behavior of the message buffer search is not defined, if both types of channel assignments occur for one slot and priority. An inconsistent channel assignment for message buffer 0 and message buffer 1 is depicted in [Figure 29-143](#).




Figure 29-143. Inconsistent Channel Assignment

29.6.7.3 Node Related Slot Multiplexing

The term *Node Related Slot Multiplexing* applies to the dynamic segment only and refers to the functionality if transmit and receive message buffers are configured for the same slot.

According to [Table 29-121](#) the transmit buffer is only found if the cycle counter filter matches and the buffer is not locked and committed. In all other cases, the receive buffer will be found. Thus, if the block has no data to transmit in a dynamic slot, it is able to receive frames on that slot.

29.6.7.4 Message Buffer Search Error

Two kinds of errors, “Message Buffer Search Start while Running” and “Illegal Message Buffer Index Found,” may occur during message buffer search¹.

29.6.7.4.1 Message Buffer Search Start while Running

If the message buffer search is running in slot $n - 1$ and the next message buffer search start event occurs due to the start of slot n , the message buffer search engine is stopped and the Message Buffer Search Error Flag MBS_EF is set in the [CHI Error Flag Register \(FR_CHIERFR\)](#). As a result of this stop, no individual message buffer is identified for transmission or reception in slot n . Additionally, the search engine will not be started in slot n , and consequently no individual message buffer is identified for transmission or reception in slot $n + 1$.

A message buffer search error occurs only if the CHI frequency is too slow to allow the search through all message buffers to be completed within the NIT or a minislot.

For more details of minimum required CHI frequency see [Section 29.7.5, Number of Usable Message Buffers](#).

29.6.7.4.2 Illegal Message Buffer Index Found

If the message buffer search has finished the message buffer search in slot $n-1$, it retrieves the data offset values for the found message buffers and the receive shadow buffers. If one of these message buffers contains an illegal message buffer index, the Message Buffer Search Error Flag MBS_EF is set in the [CHI Error Flag Register \(FR_CHIERFR\)](#) is set and no individual message buffer is identified for transmission or reception in slot n . The legal message buffer index values for the individual and receive shadow buffers are specified in [Section 29.5.2.52, Receive Shadow Buffer Index Register \(FR_RSBR\)](#), and [Section 29.5.2.82, Message Buffer Index Registers \(FR_MBIDXn\)](#).

29.6.8 Individual Message Buffer Reconfiguration

The initial configuration of each individual message buffer can be changed even when the protocol is not in the *POC:config* state. This is referred to as individual message buffer *reconfiguration*. The configuration bits and fields that can be changed are given in the section on [Specific Configuration Data](#). The common configuration data given in the section on [Specific Configuration Data](#) cannot be reconfigured when the protocol is out of the *POC:config* state.

29.6.8.1 Reconfiguration Schemes

Depending on the target and destination basic state of the message buffer that is to be reconfigured, these reconfiguration schemes are provided:

- Basic Type Not Changed (RC1)
- Buffer Type Not Changed (RC2)

1. The FIFO reception is not affected by the search errors. Additionally, if no rx buffer has been found due to a search error, the received frame is considered for FIFO reception.

29.6.8.1.1 Basic Type Not Changed (RC1)

A reconfiguration will not change the basic type of the individual message buffer, if the message buffer transfer direction bit `FR_MBCCSRn[MTD]` is not changed. This type of reconfiguration is denoted by RC1 in [Figure 29-144](#). Transmit and receive message buffers can be RC1-reconfigured when in the HDis or HDisLck state.

29.6.8.1.2 Buffer Type Not Changed (RC2)

A reconfiguration will not change the buffer type of the individual message buffer. This type of reconfiguration is denoted by RC2 in [Figure 29-144](#). It applies to transmit and receive message buffers. Transmit and receive message buffers can be RC2-reconfigured when in the HDis or HDisLck state.




Figure 29-144. Message Buffer Reconfiguration Scheme

29.6.9 Receive FIFOs

This section describes the two receive FIFOs.

29.6.9.1 Overview

The two receive FIFOs implement the queued message buffer concept defined by the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*. One FIFO is assigned to channel A, the other FIFO is assigned to channel B. Both FIFOs work completely independently of each other.

The message buffer structure of each FIFO is described in [Section 29.6.3.3, Receive FIFO](#). The area in the FlexRay memory area for each of the two FIFOs is characterized by:

- The FIFO system memory base address
- The index of the first FIFO entry given by [Receive FIFO Start Index Register \(FR_RFSIR\)](#)
- The data field offset of the data field belonging to the first FIFO entry given by [Receive FIFO Start Data Offset Register \(FR_RFSDOR\)](#)
- The number of FIFO entries and the length of each FIFO entry as given by [Receive FIFO Depth and Size Register \(RFDSR\)](#)

29.6.9.2 FIFO Configuration

The FIFOs can be configured for two different locations of the system memory base address via the FIFO address mode bit `FAM` in the [Module Configuration Register \(FR_MCR\)](#).

29.6.9.2.1 Single System Memory Base Address Mode

This mode is configured, when the FIFO address mode flag `FR_MCR[FAM]` is set to 0. In this mode, the location of the system memory base address for the FIFO buffers is [System Memory Base Address Register \(FR_SYMBADR\)](#).

29.6.9.2.2 Dual System Memory Base Address Mode

This mode is configured when the FIFO address mode flag `FR_MCR[FAM]` is set to 1. In this mode, the location of the system memory base address for the FIFO buffers is [Receive FIFO System Memory Base Address Register \(FR_RFSYMBADR\)](#).

The FIFO control and configuration data are given in [Section 29.6.3.7, Receive FIFO Control and Configuration Data](#). The configuration of the FIFOs consists of two steps.

The first step is the allocation of the required amount of FlexRay memory area for the FlexRay window. This includes the allocation of the message buffer header area and the allocation of the message buffer data fields. For more details see [Section 29.6.4, Flexray Memory Area Layout](#).

The second step is the programming of the configuration data register while the PE is in *POC:config*.

The following steps configure the layout of the FIFO:

1. Configure the FIFO update and address modes in [Module Configuration Register \(FR_MCR\)](#).
2. Configure the FIFO system memory base address.
3. Configure the [Receive FIFO Start Index Register \(FR_RFSIR\)](#) with the first message buffer header index that belongs to the FIFO.
4. Configure the [Receive FIFO Start Data Offset Register \(FR_RFSDOR\)](#) with the data field offset of the data field belonging to the first message buffer that belongs to the FIFO.
5. Configure the [Receive FIFO Depth and Size Register \(RFDSR\)](#) with FIFO entry size.
6. Configure the [Receive FIFO Depth and Size Register \(RFDSR\)](#) with FIFO depth.
7. Configure the FIFO filters.

29.6.9.3 FIFO Periodic Timer

The FIFO periodic timer is used to generate a FIFO almost-full interrupt at a certain point in time, if the almost-full watermark is not reached but the FIFO is not empty. This can be used to prevent frames from getting stuck in the FIFO for a long time.

The FIFO periodic timer is configured via the [Receive FIFO Periodic Timer Register \(FR_RFPTR\)](#). If the periodic timer duration `FR_RFPTR[PTD]` is configured to 0x0000, the periodic timer is continuously expired. If the periodic timer duration `FR_RFPTR[PTD]` is configured to 0x3FFF, the periodic timer never expires. If the periodic timer is configured to a value *ptd*, greater than 0x0000 and smaller than 0x3FFF, the periodic timer expires and is restarted at the start of every communication cycle, and expires and is restarted after *ptd* macroticks have elapsed.

29.6.9.4 FIFO Reception

The FIFO reception is a CC internal operation.

A message frame reception is directed into the FIFO if no individual message buffer is assigned for transmission or subscribed for reception for the current slot. When this is the case, the FIFO filter path shown in [Figure 29-145](#) is activated.

If the FIFO filter path indicates that the received frame has to be appended to the FIFO and the FIFO is not full, the CC writes the received frame header into the message buffer header field indicated by the CC internal FIFO write index. The frame payload data are written into the corresponding message buffer data field. If the status of the received frame indicates a valid non-null frame, then the slot status information is written into the message buffer header field, the CC internal FIFO write index is updated by one, and the FIFO fill level FLA (FLB) in the [Receive FIFO Fill Level and POP Count Register \(FR_RFFLPCR\)](#) is incremented. If the status of the received frame indicates an invalid or null frame, the frame is not appended to the FIFO.

29.6.9.5 FIFO Almost-Full Interrupt Generation

If the FIFO fill level FLA (FLB) is updated after a frame reception and exceeds the FIFO watermark level WM, i.e., $FLA > WM_A$ ($FLB > WM_B$), then the FIFO almost-full interrupt flag [FR_GIFER\[FAFAIF\]](#) ([FR_GIFER\[FAFBIF\]](#)) is asserted. If the periodic timer expires, and FIFOA (FIFOB) is not empty, i.e., $FLA > 0$ ($FLB > 0$), then the FIFO almost-full interrupt flag [FR_GIFER\[FAFAIF\]](#) ([FR_GIFER\[FAFBIF\]](#)) is asserted.

29.6.9.6 FIFO Overflow Error Generation

If the FIFOA (FIFOB) is full, i.e., $FLA = FIFO_DEPTH_A$ ($FLB = FIFO_DEPTH_B$) and the conditions for a FIFO reception as described in [Section 29.6.9.4, FIFO Reception](#), are fulfilled, then the FIFO overflow error flag [FR_CHIERFR\[FOVA_EF\]](#) ([FR_CHIERFR\[FOVB_EF\]](#)) is asserted.

29.6.9.7 FIFO Message Access

The FIFOA (FIFOB) contains valid messages if the FIFO fill level given in the fields FLA (FLB) in the [Receive FIFO Fill Level and POP Count Register \(FR_RFFLPCR\)](#) is greater than 0. The [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) and the [Receive FIFO B Read Index Register \(FR_RFBIRIR\)](#) point to a message buffer with valid content and the oldest frames stored in the FIFO. The respective read data field offsets can be calculated according to [Equation 29-6](#).

If the FIFO fill level FLA (FLB) in the [Receive FIFO Fill Level and POP Count Register \(FR_RFFLPCR\)](#) is 0, then the FIFOA (FIFOB) contains no valid messages and the corresponding read index register [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) or [Receive FIFO B Read Index Register \(FR_RFBIRIR\)](#) point to a message buffer with invalid content. In this case the application must not read data from this FIFO.

To access the oldest message in the FIFOA (FIFOB), the application first reads the read index RDIDX out of the [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) ([Receive FIFO B Read Index Register \(FR_RFBIRIR\)](#)). This read index points to the message buffer header field of the oldest message buffer that contains valid received message data. The data field offset belonging to this message buffer must be calculated by the application according to [Equation 29-6](#). The application can access the message data as

described in [Section 29.6.3.3, Receive FIFO](#). When the application has read the message buffer data and status information, it can update the FIFO as described in [Section 29.6.9.8, FIFO Update](#).

29.6.9.8 FIFO Update

The application updates the FIFOA (FIFOB) by writing a pop count value pc different from 0 to the PCA (PCB) field in the [Receive FIFO Fill Level and POP Count Register \(FR_RFFLPCR\)](#).

As a result of this operation, the CC removes the oldest pc entries from FIFOA (FIFOB).

If the specified pop count value pc is greater than the current fill level fl provided in FLA (FLB) field, then only fl entries are removed from the FIFOA (FIFOB). The remaining $fl-pc$ requested pop operations are discarded without any notification. In this case FIFOA (FIFOB) is empty after the update operation.

The read index in the [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) ([Receive FIFO B Read Index Register \(FR_RFBIR\)](#)) is incremented by the number of removed items. If the read index reaches the top of the FIFO, it wraps around to the FIFO start index defined in [Receive FIFO Start Index Register \(FR_RFSIR\)](#) automatically.

29.6.9.8.1 FIFO Interrupt Flag Update

The FIFO Interrupt Flag Update mode is configured when the FIFO update mode flag `FR_MCR[FUM]` is set to 0. In this mode, FIFOA (FIFOB) will be updated by one entry when the interrupt flag `FR_GIFER[FAFAIF]` (`FR_GIFER[FAFBIF]`) is written with 1 by the application.

If the FIFO is empty, the update request is ignored without any notification.

The read index in the [Receive FIFO A Read Index Register \(FR_RFARIR\)](#) ([Receive FIFO B Read Index Register \(FR_RFBIR\)](#)) is incremented by 1 if the FIFO was not empty. If the read index reaches the top of the FIFO, it wraps around to the FIFO start index automatically.

29.6.9.9 FIFO Filtering

The FIFO filtering is activated after all enabled individual receive message buffers have been searched without success for a message buffer to receive the current frame.

The CC provides three sets of FIFO filters. The FIFO filters are applied to valid non-null frames only. The FIFO will not receive invalid or null-frames. For each FIFO filter, the pass criteria is specified in the related section given below. Only frames that have passed all filters will be appended to the FIFO. The FIFO filter path is depicted in [Figure 29-145](#).




Figure 29-145. Received Frame FIFO Filter Path

A received frame passes the FIFO filtering if it has passed all three types of filter.

29.6.9.9.1 RX FIFO Frame ID Value-Mask Rejection Filter

The frame ID value-mask rejection filter is a value-mask filter and is defined by the fields in the [Receive FIFO Frame ID Rejection Filter Value Register \(FR_RFFIDRFVR\)](#) and the [Receive FIFO Frame ID Rejection Filter Mask Register \(FR_RFFIDRFMR\)](#). Each received frame with a frame ID FID that does not match the value-mask filter value passes the filter, i.e., is not rejected.

Consequently, a received valid frame with the frame ID FID passes the RX FIFO Frame ID Value-Mask Rejection Filter if [Equation 29-14](#) is fulfilled.

$$ID \& FR_RFFIDRFMR[FIDRFMSK] \neq FR_RFFIDRFVR[FIDRFVAL] \& FR_RFFIDRFMR[FIDRFMSK] \quad \text{Eqn. 29-14}$$

The RX FIFO Frame ID Value-Mask Rejection Filter can be configured to pass all frames by the following settings.

- $FR_RFFIDRFVR[FIDRFVAL] := 0x000$ and $FR_RFFIDRFMR[FIDRFMSK] := 0x7FF$

Using the settings above, only the frame with frame ID 0 will be rejected, which is an invalid frame. All other frames will pass.

The RX FIFO Frame ID Value-Mask Rejection Filter can be configured to reject all frames by the following settings.

- $FR_RFFIDRFMR[FIDRFMSK] := 0x000$

Using the settings above, [Equation 29-14](#) can never be fulfilled ($0 \neq 0$) and thus all frames are rejected; no frame will pass. This is the reset value for the RX FIFO.

29.6.9.9.2 RX FIFO Frame ID Range Rejection Filter

Each of the four RX FIFO Frame ID Range filters can be configured as a rejection filter. The filters are configured by the [Receive FIFO Range Filter Configuration Register \(FR_RFRFCFR\)](#) and controlled by the [Receive FIFO Range Filter Control Register \(FR_RFRFCTR\)](#). The RX FIFO Frame ID range filters apply to all received valid frames. A received frame with the frame ID FID passes the RX FIFO Frame ID Range rejection filters if either no rejection filter is enabled, or, for all of the enabled RX FIFO Frame ID Range rejection filters, i.e., $FR_RFRFCTR[FiMD] = 1$ and $FR_RFRFCTR[FiEN] = 1$, [Equation 29-15](#) is fulfilled.

$$FID < FR_RFRFCFR_{SEL}[SID_{IBD=0}] \text{ or } (FR_RFRFCFR_{SEL}[SID_{IBD=1}] < FID) \quad \text{Eqn. 29-15}$$

Consequently, all frames with a frame ID that fulfills [Equation 29-16](#) for at least one of the enabled rejection filters will be rejected and thus not pass.

$$FR_RFRFCFR_{SEL}[SID_{IBD=0}] \leq FID \leq FR_RFRFCFR_{SEL}[SID_{IBD=1}] \quad \text{Eqn. 29-16}$$

29.6.9.9.3 RX FIFO Frame ID Range Acceptance filter

Each of the four RX FIFO Frame ID Range filters can be configured as an acceptance filter. The filters are configured by the [Receive FIFO Range Filter Configuration Register \(FR_RFRFCFR\)](#) and controlled by the [Receive FIFO Range Filter Control Register \(FR_RFRFCTR\)](#). The RX FIFO Frame ID range filters

apply to all received valid frames. A received frame with the frame ID FID passes the RX FIFO Frame ID Range acceptance filters if either no acceptance filter is enabled, or, for at least one of the enabled RX FIFO Frame ID Range acceptance filters, i.e., $FR_RFRFCR[FiMD] = 0$ and $FR_RFRFCR[FiEN] = 1$, Equation 29-17 is fulfilled.

$$FR_RFRFCR_{SEL}[SID_{IBD=0}] \leq FID \leq FR_RFRFCR_{SEL}[SID_{IBD=1}] \quad \text{Eqn. 29-17}$$

29.6.9.9.4 RX FIFO Message ID Acceptance Filter

The RX FIFO Message ID Acceptance Filter is a value-mask filter and is defined by the [Receive FIFO Message ID Acceptance Filter Value Register \(FR_RFMIDAFVR\)](#) and the [Receive FIFO Message ID Acceptance Filter Mask Register \(FR_RFMIDAFMR\)](#). This filter applies only to valid frames received in the dynamic segment with the payload preamble indicator bit PPI set to 1. All other frames will pass this filter.

A received valid frame in the dynamic segment with the payload preamble indicator bit PPI set to 1 and with the message ID MID (the first two bytes of the payload) will pass the RX FIFO Message ID Acceptance Filter if Equation 29-18 is fulfilled.

$$MID \& FR_RFMIDAFMR[MIDAFMSK] = FR_RFMIDAFMR[MIDAFVAL] \& FR_RFMIDAFMR[MIDAFEN] \quad \text{Eqn. 29-18}$$

The RX FIFO Message ID Acceptance Filter can be configured to accept all frames by setting

- $FR_RFMIDAFMR[MIDAFMSK] := 0x000$

Using the settings above, Equation 29-18 is always fulfilled and all frames will pass.

29.6.10 Channel Device Modes

This section describes the two FlexRay channel device modes that are supported by the CC.

29.6.10.1 Dual Channel Device Mode

In the dual channel device mode, both FlexRay ports are connected to physical FlexRay bus lines. The FlexRay port consisting of FR_A_RX , FR_A_TX , and $FR_A_TX_EN$ is connected to the physical bus channel A and the FlexRay port consisting of FR_B_RX , FR_B_TX , and $FR_B_TX_EN$ is connected to the physical bus channel B. The dual channel system is shown in [Figure 29-146](#).




Figure 29-146. Dual Channel Device Mode

29.6.10.2 Single Channel Device Mode

The single channel device mode supports devices that have only one FlexRay port available. This FlexRay port consists of the signals `FR_A_RX`, `FR_A_TX`, and `FR_A_TX_EN` and can be connected to either the physical bus channel A (shown in [Figure 29-147](#)) or the physical bus channel B (shown in [Figure 29-148](#)).

If the device is configured as a single channel device by setting `FR_MCR[SCM]` to 1, only the internal channel A and the FlexRay Port A is used. Depending on the setting of `FR_MCR[CHA]` and `FR_MCR[CHB]`, the internal channel A behaves either as a FlexRay Channel A or FlexRay Channel B. The bit `FR_MCR[CHA]` must be set, if the FlexRay Port A is connected to a FlexRay Channel A. The bit `FR_MCR[CHB]` must be set if the FlexRay Port A is connected to a FlexRay Channel B. The two FlexRay channels differ only in the initial value for the frame CRC *cCrclnit*. For a single channel device, the application can access and configure only the registers related to internal channel A.




Figure 29-147. Single Channel Device Mode (Channel A)




Figure 29-148. Single Channel Device Mode (Channel B)

29.6.11 External Clock Synchronization

The application of the external rate and offset correction is triggered when the application writes to the EOC_AP and ERC_AP fields in the Protocol Operation Control Register (FR_POCCR). The PE applies the external correction values in the next even-odd cycle pair as shown in Figure 29-149 and Figure 29-150.

NOTE

The values provided in the EOC_AP and ERC_AP fields are the values that were written from the application most recently. If these values were already applied, they will not be applied in the current cycle pair again.

If the offset correction applied in the NIT of cycle $2n + 1$ shall be affected by the external offset correction, the EOC_AP field must be written to after the start of cycle $2n$ and before the end of the static segment of cycle $2n + 1$. If this field is written to after the end of the static segment of cycle $2n + 1$, it is not guaranteed that the external correction value will be applied in cycle $2n + 1$. If the value is not applied in cycle $2n + 1$, then the value will be applied in the cycle $2n + 3$. Refer to Figure 29-149 for timing details.




Figure 29-149. External Offset Correction Write and Application Timing

If the rate correction for the cycle pair $[2n + 2, 2n + 3]$ shall be affected by the external offset correction, the ERC_AP field must be written to after the start of cycle $2n$ and before the end of the static segment start of cycle $2n + 1$. If this field is written to after the end of the static segment of cycle $2n + 1$, it is not guaranteed that the external correction value will be applied in cycle pair $[2n + 2, 2n + 3]$. If the value is not applied for cycle pair $[2n + 2, 2n + 3]$, then the value will be applied for cycle pair $[2n + 4, 2n + 5]$. Refer to Figure 29-150 for details.




Figure 29-150. External Rate Correction Write and Application Timing

29.6.12 Sync Frame ID and Sync Frame Deviation Tables

The FlexRay protocol requires the provision of a snapshot of the Synchronization Frame ID tables for the even and odd communication cycle for both channels. The CC provides the means to write a copy of these internal tables into the FlexRay memory area and ensures application access to consistent tables by means of table locking. Once the application has locked the table successfully, the CC will not overwrite these tables and the application can read a consistent snapshot.

NOTE

Only synchronization frames that have passed the synchronization frame filters are considered for clock synchronization and appear in the sync frame tables.

29.6.12.1 Sync Frame ID Table Content

The Sync Frame ID Table is a snapshot of the protocol-related variables *vsSyncIdListA* and *vsSyncIdListB* for each even and odd communication cycle. This table provides a list of the frame IDs of the synchronization frames received on the corresponding channel and cycle that are used for the clock synchronization.

29.6.12.2 Sync Frame Deviation Table Content

The Sync Frame Deviation Table is a snapshot of the protocol-related variable `zsDev(id)(oe)(ch)!Value`. Each Sync Frame Deviation Table entry provides the deviation value for the sync frame, with the frame ID presented in the corresponding entry in the Sync Frame ID Table.




Figure 29-151. Sync Table Memory Layout

29.6.12.3 Sync Frame ID and Sync Frame Deviation Table Setup

The CC writes a copy of the internal synchronization frame ID and deviation tables into the FlexRay memory area if requested by the application. The application must provide the appropriate amount of FlexRay memory area for the tables. The memory layout of the tables is given in Figure 29-151. Each table occupies 120 16-bit entries.

While the protocol is in *POC:config* state, the application must program the offsets for the tables into the Sync Frame Table Offset Register (`FR_SFTOR`).

29.6.12.4 Sync Frame ID and Sync Frame Deviation Table Generation

The application controls the generation process of the Sync Frame ID and Sync Frame Deviation Tables into the FlexRay memory area using the Sync Frame Table Configuration, Control, Status Register (`FR_SFTCCSR`). A summary of the copy modes is given in Table 29-122.

Table 29-122. Sync Frame Table Generation Modes

FR_SFTCCSR			Description
OPT	SDVEN	SIDEN	
0	0	0	No Sync Frame Table copy
0	0	1	Sync Frame ID Tables will be copied continuously
0	1	0	Reserved
0	1	1	Sync Frame ID Tables and Sync Frame Deviation Tables will be copied continuously
1	0	0	No Sync Frame Table copy
1	0	1	Sync Frame ID Tables for next even-odd-cycle pair will be copied
1	1	0	Reserved
1	1	1	Sync Frame ID Tables and Sync Frame Deviation Tables for next even-odd-cycle pair will be copied

The sync frame table generation process is described in the following for the even cycle. The same sequence applies to the odd cycle.

If the application has enabled the sync frame table generation by setting FR_SFTCCSR[SIDEN] to 1, the CC starts the update of the even cycle related tables after the start of the NIT of the next even cycle. The CC checks if the application has locked the tables by reading the FR_SFTCCSR[ELKS] lock status bit. If this bit is set, the CC will not update the table in this cycle. If this bit is cleared, the CC locks this table and starts the table update. To indicate that these tables are currently updated and may contain inconsistent data, the CC clears the even table valid status bit FR_SFTCCSR[EVAL]. Once all table entries related to the even cycle have been transferred into the FlexRay memory area, the CC sets the even table valid bit FR_SFTCCSR[EVAL] and the Even Cycle Table Written Interrupt Flag EVT_IF in the [Protocol Interrupt Flag Register 1 \(FR_PIFR1\)](#). If the interrupt enable flag EVT_IE is set, an interrupt request is generated.

To read the generated tables, the application must lock the tables to prevent the CC from updating these tables. The locking is initiated by writing a 1 to the even table lock trigger FR_SFTCCSR[ELKT]. When the even table is not currently updated by the CC, the lock is granted and the even table lock status bit FR_SFTCCSR[ELKS] is set. This indicates that the application has successfully locked the even sync tables and the corresponding status information fields SFRA, SFRB in the [Sync Frame Counter Register \(FR_SFCNTR\)](#). The value in the FR_SFTCCSR[CYCNUM] field provides the number of the cycle that this table is related to.

The number of available table entries per channel is provided in the FR_SFCNTR[SFEVA] and FR_SFCNTR[SFEVB] fields. The application can now start to read the sync table data from the locations given in [Figure 29-151](#).

After reading all the data from the locked tables, the application must unlock the table by writing to the even table lock trigger FR_SFTCCSR[ELKT] again. The even table lock status bit FR_SFTCCSR[ELKS] is reset immediately.

If the sync frame table generation is disabled, the table valid bits FR_SFTCCSR[EVAL] and FR_SFTCCSR[EVAL] are reset when the counter values in the [Sync Frame Counter Register \(FR_SFCNTR\)](#) are updated. This is done because the tables stored in the FlexRay memory area are no longer related to the values in the [Sync Frame Counter Register \(FR_SFCNTR\)](#).




Figure 29-152. Sync Frame Table Trigger and Generation Timing

29.6.12.5 Sync Frame Table Access

The sync frame tables will be transferred into the FlexRay memory area during the table write windows shown in [Figure 29-152](#). During the table write, the application cannot lock the table that is currently written. If the application locks the table outside of the table write window, the lock is granted immediately.

29.6.12.5.1 Sync Frame Table Locking and Unlocking

The application locks the even/odd sync frame table by writing 1 to the lock trigger bit ELKT/OLKT in the [Sync Frame Table Configuration, Control, Status Register \(FR_SFTCCSR\)](#). If the affected table is not currently written to the FlexRay memory area, the lock is granted immediately, and the lock status bit ELKS/OLKS is set. If the affected table is currently written to the FlexRay memory area, the lock is not granted. In this case, the application must issue the lock request again until the lock is granted.

The application unlocks the even/odd sync frame table by writing 1 to the lock trigger bit ELKT/OLKT. The lock status bit ELKS/OLKS is cleared immediately.

29.6.13 MTS Generation

The CC provides a flexible means to request the transmission of the Media Access Test Symbol MTS in the symbol window on channel A or channel B.

The application can configure the set of communication cycles in which the MTS will be transmitted over the FlexRay bus by programming the CYCCNTMSK and CYCCNTVAL fields in the [MTS A Configuration Register \(FR_MTSACFR\)](#) and [MTS B Configuration Register \(MTSBCFR\)](#).

The application enables or disables the generation of the MTS on either channel by setting or clearing the MTE control bit in the [MTS A Configuration Register \(FR_MTSACFR\)](#) or [MTS B Configuration Register \(MTSBCFR\)](#). If an MTS is to be transmitted in a certain communication cycle, the application must set the MTE control bit during the static segment of the preceding communication cycle.

The MTS is transmitted over channel A in the communication cycle with number CYCCNT, if [Equation 29-19](#), [Equation 29-20](#), and [Equation 29-21](#) are fulfilled.

$$\text{FR_PSR0[PROTSTATE]} = \text{POC:normal active} \quad \text{Eqn. 29-19}$$

$$\text{FR_MTSACRF[MTE]} = 1 \quad \text{Eqn. 29-20}$$

$$\text{CYCCNT} \& \text{FR_MTSACFR[CYCCNTMSK]} = \text{FR_MTSACFR[CYCCNTVAL]} \& \text{FR_MTSACFR[CYCCNTVAL]} \quad \text{Eqn. 29-21}$$

The MTS is transmitted over channel B in the communication cycle with number CYCCNT, if Equation 29-19, Equation 29-22, and Equation 29-23 are fulfilled.

$$FR_MTSBCRF[MTE] = 1 \quad \text{Eqn. 29-22}$$

$$CYCCNT \& FR_MTSBCRF[CYCCNTMSK] = FR_MTSBCRF[CYCCNTVAL] \& FR_MTSBCRF[CYCCNTMSK] \quad \text{Eqn. 29-23}$$

29.6.14 Key Slot Transmission

29.6.14.1 Key Slot Assignment

A key slot is assigned to the CC if the `key_slot_id` field in the [Protocol Configuration Register 18 \(FR_PCR18\)](#) is configured with a value greater than 0 and less or equal to `number_of_static_slots` in [Protocol Configuration Register 2 \(FR_PCR2\)](#), otherwise no key slot is assigned.

29.6.14.2 Key Slot Transmission in *POC:startup*

If a key slot is assigned and the CC is in the *POC:startup* state, startup null frames will be transmitted as specified by [FlexRay Communications System Protocol Specification, Version 2.1 Rev A](#).

29.6.14.3 Key Slot Transmission in *POC:normal active*

If a key slot is assigned and the CC is in *POC:normal active*, a frame of the type as shown in [Table 29-123](#) is transmitted. If a transmit message buffer is configured for the key slot and a valid message is available, a message frame is transmitted (see [Section 29.6.6.2.5, Message Transmission](#)". If no transmit message buffer is configured for the key slot or no valid message is available, a null frame is transmitted (see [Section 29.6.6.2.6, Null Frame Transmission](#)".

Table 29-123. Key Slot Frame Type

FR_PCR11[key_slot_used_for_sync]	FR_PCR11[key_slot_used_for_startup]	Key Slot Frame Type
0	0	Normal frame
0	1	Normal frame ¹
1	0	Sync frame
1	1	Startup frame

NOTES:

¹ The frame transmitted has a semantically incorrect header and will be detected as an invalid frame at the receiver.

29.6.15 Sync Frame Filtering

Each received synchronization frame must pass the Sync Frame Acceptance Filter and the Sync Frame Rejection Filter before it is considered for clock synchronization. If the synchronization frame filtering is globally disabled, i.e., the SFFE control bit in the [Module Configuration Register \(FR_MCR\)](#) is cleared, all received synchronization frames are considered for clock synchronization. If a received synchronization frame did not pass at least one of the two filters, this frame is processed as a normal frame and is not considered for clock synchronization.

29.6.15.1 Sync Frame Acceptance Filtering

The synchronization frame acceptance filter is implemented as a value-mask filter. The value is configured in the [Sync Frame ID Acceptance Filter Value Register \(FR_SFIDAFVR\)](#) and the mask is configured in the [Sync Frame ID Acceptance Filter Mask Register \(FR_SFIDAFMR\)](#). A received synchronization frame with the frame ID FID passes the sync frame acceptance filter, if [Equation 29-24](#) or [Equation 29-25](#) evaluates to true.

$$\text{FR_MCR[SFFE]} = 0 \quad \text{Eqn. 29-24}$$

$$\text{ID} \& \text{FR_SFIDAFMR[FMSK]} = \text{FR_SFIDAFVR[FVAL]} \& \text{FR_SFIDAFMR[FMSK]} \quad \text{Eqn. 29-25}$$

NOTE

Sync frames are transmitted in the static segment only. Thus $\text{FID} \leq 1023$.

29.6.15.2 Sync Frame Rejection Filtering

The synchronization frame rejection filter is a comparator. The compare value is defined by the [Sync Frame ID Rejection Filter Register \(FR_SFIDRFR\)](#). A received synchronization frame with the frame ID FID passes the sync frame rejection filter if [Equation 29-26](#) or [Equation 29-27](#) evaluates to true.

$$\text{FR_MCR[SFFE]} = 0 \quad \text{Eqn. 29-26}$$

$$\text{FID} \neq \text{FR_SFIDRFR[SYNFRID]} \quad \text{Eqn. 29-27}$$

NOTE

Sync frames are transmitted in the static segment only. Thus $\text{FID} \leq 1023$.

29.6.16 Strobe Signal Support

The CC provides a number of strobe signals for observing internal protocol timing related signals in the protocol engine. The signals are listed and described in [Table 29-12](#).

29.6.16.1 Strobe Signal Assignment

Each of the strobe signals listed in [Table 29-12](#) can be assigned to one of the four strobe ports using the [Strobe Signal Control Register \(FR_STBSCR\)](#). To assign multiple strobe signals, the application must write multiple times to the [Strobe Signal Control Register \(FR_STBSCR\)](#) with appropriate settings.

To read out the current settings for a strobe signal with number N, the application must execute the following sequence.

1. Write to FR_STBSCR with WMD = 1 and SEL = N. (updates SEL field only).
2. Read STBCSR.

The SEL field provides N and the ENB and STBPSEL fields provides the settings for signal N.

29.6.16.2 Strobe Signal Timing

This section provides detailed timing information of the strobe signals with respect to the protocol engine clock.

The strobe signals display internal PE signals. Due to the internal architecture of the PE, some signals are generated several PE clock cycles before the actual action is performed on the FlexRay Bus. These signals are listed in [Table 29-12](#) with a negative clock offset. An example waveform is given in [Figure 29-153](#).




Figure 29-153. Strobe Signal Timing (type = pulse, clk_offset = -2)

Other signals refer to events that occurred on the FlexRay Bus some cycles before the strobe signal is changed. These signals are listed in [Table 29-12](#) with a positive clock offset. An example waveform is given in [Figure 29-154](#).




Figure 29-154. Strobe Signal Timing (type = pulse, clk_offset = +4)

29.6.17 Timer Support

The CC provides two timers that run on the FlexRay time base. Each timer generates a maskable interrupt when it reaches a configured point in time. Timer T1 is an absolute timer. Timer T2 can be configured to be an absolute or a relative timer. Both timers can be configured to be repetitive. In the non-repetitive mode, timer stops if it expires. In repetitive mode, timer is restarted when it expires.

Both timers are active only when the protocol is in *POC:normal active* or *POC:normal passive* state. If the protocol is not in one of these modes, the timers are stopped. The application must restart the timers when the protocol has reached the *POC:normal active* or *POC:normal passive* state.

29.6.17.1 Absolute Timer T1

The absolute timer T1 has the protocol cycle count and the macrotick count as the time base. The timer 1 interrupt flag TI1_IF in the [Protocol Interrupt Flag Register 0 \(FR_PIFR0\)](#) is set at the macrotick start event, if [Equation 29-28](#) and [Equation 29-29](#) are fulfilled

$$\text{CYCTR}[\text{CTCNT}] \& \text{FR_TI1CYSR}[\text{T1_CYC_MSK}] = \text{FR_TI1CYSR}[\text{T1_CYC_VAL}] \& \text{FR_TI1CYSR}[\text{T1_CYC_MSK}] \quad \text{Eqn. 29-28}$$

$$\text{FR_MTCTR}[\text{MTCT}] = \text{FR_TI1MTOR}[\text{T1_MTOFFSET}] \quad \text{Eqn. 29-29}$$

If the timer 1 interrupt enable bit TI1_IE in the [Protocol Interrupt Enable Register 0 \(FR_PIER0\)](#) is asserted, an interrupt request is generated.

The status bit T1ST is set when the timer is triggered, and is cleared when the timer expires and is non-repetitive. If the timer expires but is repetitive, the T1ST bit is not cleared and the timer is restarted immediately. The T1ST bit is cleared when the timer is stopped.

29.6.17.2 Absolute / Relative Timer T2

The timer T2 can be configured to be an absolute or relative timer by setting the T2_CFG control bit in the [Timer Configuration and Control Register \(FR_TICCR\)](#). The status bit T2ST is set when the timer is triggered, and is cleared when the timer expires and is non-repetitive. If the timer expires but is repetitive, the T2ST bit is not cleared and the timer is restarted immediately. The T2ST is cleared when the timer is stopped.

29.6.17.2.1 Absolute Timer T2

If timer T2 is configured as an absolute timer, it has the same functionality timer T1 but the configuration from [Timer 2 Configuration Register 0 \(FR_TI2CR0\)](#) and [Timer 2 Configuration Register 1 \(FR_TI2CR1\)](#) is used. On expiration of timer T2, the interrupt flag TI2_IF in the [Protocol Interrupt Flag Register 0 \(FR_PIFR0\)](#) is set. If the timer 1 interrupt enable bit TI1_IE in the [Protocol Interrupt Enable Register 0 \(FR_PIER0\)](#) is asserted, an interrupt request is generated.

29.6.17.2.2 Relative Timer T2

If the timer T2 is configured as a relative timer, the interrupt flag TI2_IF in the [Protocol Interrupt Flag Register 0 \(FR_PIFR0\)](#) is set, when the programmed amount of macroticks MT[31:0], defined by [Timer 2 Configuration Register 0 \(FR_TI2CR0\)](#) and [Timer 2 Configuration Register 1 \(FR_TI2CR1\)](#), has expired since the trigger or restart of timer 2. The relative timer is implemented as a down counter and expires when it has reached 0. At the macrotick start event, the value of MT[31:0] is checked and then decremented. Thus, if the timer is started with MT[31:0] == 0, it expires at the next macrotick start.

29.6.18 Slot Status Monitoring

The CC provides several means for slot status monitoring. All slot status monitors use the same slot status vector provided by the PE. The PE provides a slot status vector for each static slot, for each dynamic slot, for the symbol window, and for the NIT, on a per channel base. The content of the slot status vector is

described in Table 29-124. The PE provides the slot status vector within the first macrotick after the end of the related slot/window/NIT, as shown in Figure 29-155.




Figure 29-155. Slot Status Vector Update

NOTE

The slot status for the NIT of cycle n is provided after the start of cycle $n + 1$.

Table 29-124. Slot Status Content

	Status Content
static / dynamic Slot	<p>slot related status</p> <p><i>vSS!ValidFrame</i> - valid frame received</p> <p><i>vSS!SyntaxError</i> - syntax error occurred while receiving</p> <p><i>vSS!ContentError</i> - content error occurred while receiving</p> <p><i>vSS!BViolation</i> - boundary violation while receiving</p> <p>for slots in which the module transmits:</p> <p><i>vSS!TxConflict</i> - reception ongoing while transmission starts</p> <p>for slots in which the module does not transmit:</p> <p><i>vSS!TxConflict</i> - reception ongoing while transmission starts</p> <p>first valid - channel that has received the first valid frame</p> <p>received frame related status</p> <p>extracted from</p> <p>a) header of valid frame, if <i>vSS!ValidFrame</i> = 1</p> <p>b) last received header, if <i>vSS!ValidFrame</i> = 0</p> <p>c) set to 0, if nothing was received</p> <p><i>vRF!Header!NFIndicator</i> - Null Frame Indicator (0 for null frame)</p> <p><i>vRF!Header!SuFIndicator</i> - Startup Frame Indicator</p> <p><i>vRF!Header!SyFIndicator</i> - Sync Frame Indicator</p>
Symbol Window	<p>window related status</p> <p><i>vSS!ValidFrame</i> - always 0</p> <p><i>vSS!ContentError</i> - content error occurred while receiving</p> <p><i>vSS!SyntaxError</i> - syntax error occurred while receiving</p> <p><i>vSS!BViolation</i> - boundary violation while receiving</p> <p><i>vSS!TxConflict</i> - reception ongoing while transmission starts</p> <p>received symbol related status</p> <p><i>vSS!ValidMTS</i> - valid Media Test Access Symbol received</p> <p>received frame related status</p> <p>see static/dynamic slot</p>
NIT	<p>NIT related status</p> <p><i>vSS!ValidFrame</i> - always 0</p> <p><i>vSS!ContentError</i> - content error occurred while receiving</p> <p><i>vSS!SyntaxError</i> - syntax error occurred while receiving</p> <p><i>vSS!BViolation</i> - boundary violation while receiving</p> <p><i>vSS!TxConflict</i> - always 0</p> <p>received frame related status</p> <p>see static/dynamic slot</p>

29.6.18.1 Channel Status Error Counter Registers

The two channel status error counter registers, [Channel A Status Error Counter Register \(FR_CASERCR\)](#) and [Channel B Status Error Counter Register \(FR_CBSERCR\)](#), incremented by one, if at least one of four slot status error bits — *vSS!SyntaxError*, *vSS!ContentError*, *vSS!BViolation*, or *vSS!TxConflict* — is set to 1. The status vectors for all slots in the static and dynamic segment, in the symbol window, and in the NIT are taken into account. The counters wrap around after they have reached the maximum value.

29.6.18.2 Protocol Status Registers

The [Protocol Status Register 2 \(FR_PSR2\)](#) provides slot status information about the Network Idle Time NIT and the Symbol Window. The [Protocol Status Register 3 \(FR_PSR3\)](#) provides aggregated slot status information.

29.6.18.3 Slot Status Registers

The eight slot status registers, [Slot Status Registers \(FR_SSR0–FR_SSR7\)](#), can be used to observe the status of static slots, dynamic slots, the symbol window, or the NIT without individual message buffers. These registers provide all slot status related and received frame / symbol related status information, as given in [Table 29-124](#), except of the *first valid* indicator for non-transmission slots.

29.6.18.4 Slot Status Counter Registers

The CC provides four slot status error counter registers, [Slot Status Counter Registers \(FR_SSCR0–FR_SSCR3\)](#). Each of these slot status counter registers is updated with the value of an internal slot status counter at the start of a communication cycle. The internal slot status counter is incremented if its increment condition, defined by the [Slot Status Counter Condition Register \(FR_SCCR\)](#), matches the status vector provided by the PE. All static slots, the symbol window, and the NIT status are taken into account. *Dynamic* slots are *excluded*. The internal slot status counting and update timing is shown in [Figure 29-156](#).




Figure 29-156. Slot Status Counting and FR_SSCR_n Update

The PE provides the status of the NIT in the first slot of the next cycle. Due to these facts, the FR_SSCR_n register reflects, in cycle *n*, the status of the NIT of cycle *n* – 2, and the status of all static slots and the symbol window of cycle *n* – 1.

The increment condition for each slot status counter consists of two parts, the frame related condition part and the slot related condition part. The internal slot status counter FR_SSCR_n_INT is incremented if at least one of the conditions is fulfilled:

1. Frame related condition:

```
(FR_SSCCRn[VFR] | FR_SSCCRn[SYF] | FR_SSCCRn[NUF] | FR_SSCCRn[SUF]) // count on
frame condition = 1;
```

and

```
((~FR_SSCCRn[VFR] | vSS!ValidFrame) & // valid frame restriction
(~FR_SSCCRn[SYF] | vRF!Header!SyFIndicator) & // sync frame indicator restriction
(~FR_SSCCRn[NUF] | ~vRF!Header!NFIndicator) & // null frame indicator restriction
(~FR_SSCCRn[SUF] | vRF!Header!SuFIndicator)) // startup frame indicator restriction = 1;
```

NOTE

The indicator bits SYF, NUF, and SUF are valid only when a valid frame was received. Thus it is required to set the VFR always, whenever count on frame condition is used.

2. Slot related condition:

```
((FR_SSCCRn[STATUSMASK[3]] & vSS!ContentError) | // increment on content error
(FR_SSCCRn[STATUSMASK[2]] & vSS!SyntaxError) | // increment on syntax error
(FR_SSCCRn[STATUSMASK[1]] & vSS!BViolation) | // increment on boundary violation
(FR_SSCCRn[STATUSMASK[0]] & vSS!TxConflict)) // increment on transmission conflict = 1;
```

If the slot status counter is in single cycle mode ($FR_SSCCRn[MCY] = 0$), the internal slot status counter FR_SSCCRn_INT is reset at each cycle start. If the slot status counter is in the multicycle mode ($FR_SSCCRn[MCY] = 1$), the counter is not reset and incremented, until the maximum value is reached.

29.6.18.5 Message Buffer Slot Status Field

Each individual message buffer and each FIFO message buffer provides a slot status field, which provides the information shown in [Table 29-124](#) for the static/dynamic slot. The update conditions for the slot status field depend on the message buffer type. Refer to the Message Buffer Update Sections in [Section 29.6.6, Individual Message Buffer Functional Description](#).

29.6.19 System Bus Access

This section provides a description of the system bus access failures and the related CC behavior. System bus access failures may occur when the CC transfers data to or from the FlexRay memory area.

The system bus access failure types are described in [Section 29.6.19.1, System Bus Access Failure Types](#).

The behavior of the CC after the occurrence of a system bus access failure is described in [Section 29.6.19.2, System Bus Access Failure Response](#).

29.6.19.1 System Bus Access Failure Types

This section describes the two types of system bus access failures.

29.6.19.1.1 System Bus Illegal Address Access

A system bus illegal address access is detected when the CC has used an illegal or invalid address to access the FlexRay system memory area. These conditions are treated as system bus illegal address accesses:

- The system bus subsystem detects a CC access to an illegal system memory address.
- The CC detects the usage of a data field offset with the value of 0.
- The CC detects a memory error while reading a data field offset from the CHI LRAM memory (see [Section 29.6.24.3.1, CHI LRAM Error Response after CC Read](#)).

If a system bus illegal address access is detected, the CC sets the ILSA_EF flag in the [CHI Error Flag Register \(FR_CHIERFR\)](#).

29.6.19.1.2 System Bus Access Timeout

A system bus access timeout is detected if an access to the FlexRay memory area is not finished in time. The timeout value is derived from the SYMATOR[TIMEOUT] setting (see [Section 29.7.1.1, Configure System Memory Access Time-Out Register \(FR_SYMATOR\)](#)).

If a system bus access timeout is detected, the CC sets the SBCF_EF flag in the [CHI Error Flag Register \(FR_CHIERFR\)](#).

29.6.19.2 System Bus Access Failure Response

This section describes the two types of behavior of the CC after the occurrence of a system bus access failure. The actual behavior is defined by the SBFF bit in the [Module Configuration Register \(FR_MCR\)](#).

29.6.19.2.1 Continue after System Bus Access Failure

If the SBFF bit in the [Module Configuration Register \(FR_MCR\)](#) is 0, the CC will continue its operation after the occurrence of the system bus access failure, but will not generate any system bus accesses until the start of the next communication cycle. Since no data are read from or written to the FlexRay memory area, no messages are received or transmitted. Consequently, none of the individual message buffers or receive FIFOs will be updated until the next communication cycle starts.

If a frame is under transmission when the system bus failure occurs, a correct frame is generated with the remaining header and frame data replaced by all zeros. Depending on the point in time, this can affect the PPI bit, the Header CRC, the Payload Length (in case of a dynamic slot), and the payload data. Starting from the next slot in the current cycle, no frames will be transmitted and received, except for the key slot, where a sync or startup null-frame is transmitted, if the key slot is assigned.

If a frame is received when the system bus failure occurs, the reception is aborted and the related receive message buffer is not updated.

Normal operation is resumed after the start of the next communication cycle.

29.6.19.2.2 Freeze after System Bus Access Failure

If the SBFF bit in the [Module Configuration Register \(FR_MCR\)](#) is set to 1, the CC will go into freeze mode immediately after the occurrence of one of the system bus access failures.

29.6.20 Interrupt Support

The CC provides 108 individual interrupt sources and five combined interrupt sources.

29.6.20.1 Individual Interrupt Sources

29.6.20.1.1 Message Buffer Interrupts

The CC provides 64 message buffer interrupt sources.

Each individual message buffer provides an interrupt flag `FR_MBCCSR n [MBIF]` and an interrupt enable bit `FR_MBCCSR n [MBIE]`. The CC sets the interrupt flag when the slot status of the message buffer was updated. If the interrupt enable bit is asserted, an interrupt request is generated.

29.6.20.1.2 FIFO Interrupts

The CC provides 2 FIFO interrupt sources.

Each of the 2 FIFOs provides a Receive FIFO Almost Full Interrupt Flag. The CC sets the Receive FIFO Almost Full Interrupt Flags (`FR_GIFER[FAFBIF]`, `FR_GIFER[FAFAIF]`) in the [Global Interrupt Flag and Enable Register \(FR_GIFER\)](#) if the corresponding Receive FIFO fill level exceeds the defined watermark.

29.6.20.1.3 Wakeup Interrupt

The CC provides one interrupt source related to the wakeup.

The CC sets the Wakeup Interrupt Flag `FR_GIFER[WUPIF]` when it has received a wakeup symbol on the FlexRay bus. The CC generates an interrupt request if the interrupt enable bit `FR_GIFER[WUPIE]` is asserted.

29.6.20.1.4 Protocol Interrupts

The CC provides 25 interrupt sources for protocol-related events. For details, see [Protocol Interrupt Flag Register 0 \(FR_PIFR0\)](#) and [Protocol Interrupt Flag Register 1 \(FR_PIFR1\)](#). Each interrupt source has its own interrupt enable bit.

29.6.20.1.5 CHI Interrupts

The CC provides 16 interrupt sources for CHI-related error events. For details, see [CHI Error Flag Register \(FR_CHIERFR\)](#). There is one common interrupt enable bit `FR_GIFER[CHIE]` for all CHI error interrupt sources.

29.6.20.2 Combined Interrupt Sources

Each combined interrupt source generates an interrupt request only when at least one of the interrupt sources that has been combined generates an interrupt request.

29.6.20.2.1 Receive Message Buffer Interrupt

The Receive Message Buffer Interrupt request is generated when at least one of the individual receive message buffers generates an interrupt request MBXIRQ[n] and the interrupt enable bit FR_GIFER[RBIE] is set.

29.6.20.2.2 Transmit Message Buffer Interrupt

The Transmit Message Buffer Interrupt request is generated when at least one of the individual transmit message buffers generates an interrupt request MBXIRQ[n] and the interrupt enable bit FR_GIFER[TBIE] is asserted.

29.6.20.2.3 Protocol Interrupt

The Protocol Interrupt request is generated when at least one of the individual protocol interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[PRIE] is set.

29.6.20.2.4 CHI Interrupt

The CHI Interrupt request is generated when at least one of the individual CHI error interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[CHIE] is set.

29.6.20.2.5 Module Interrupt

The Module Interrupt request is generated if at least one of the combined interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[MIE] is set.




Figure 29-157. Scheme of FR_GIFER interrupt signal generation




Figure 29-158. Scheme of FR_EEIFER interrupt signal generation

Interrupt Sources

FR_CIFR




Figure 29-159. Scheme of FR_CIFR flags generation

29.6.21 Lower Bit Rate Support

The CC supports a number of lower bit rates on the FlexRay bus channels. The lower bit rates are implemented by modifying the duration of the microtick *pdMicrotick*, the number of samples per microtick *pSamplesPerMicrotick*, the number of samples per bit *cSamplesPerBit*, and the strobe offset *cStrobeOffset*. The application configures the FlexRay channel bit rate by setting the BITRATE field in the **Module Configuration Register (FR_MCR)**. The protocol values are set internally. The available bit rates, the related BITRATE field configuration settings, and related protocol parameter values are shown in [Table 29-125](#).

Table 29-125. FlexRay Channel Bit Rate Control

FlexRay Channel Bit Rate [Mbit/s]	FR_MCR[BITRATE]	<i>pdMicrotick</i> [ns]	<i>gdSampleClockPeriod</i> [ns]	<i>pSamplesPerMicrotick</i>	<i>cSamplesPerBit</i>	<i>cStrobeOffset</i>
10.0	000	25.0	12.5	2	8	5
8.0	011	25.0	12.5	2	10	6
5.0	001	25.0	25.0	1	8	5
2.5	010	50.0	50.0	1	8	5

NOTE

The bit rate of 8 Mbit/s is not defined by the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.

29.6.22 PE Data Memory (PE DRAM)

The PE Data Memory (PE DRAM) is 128 word, 16-bit wide memory with byte access, that contains the program data of the PE internal CPU. The PE DRAM is divided into two banks, 8-bit each. The memory data [7:0] are assigned to BANK0, the memory data [15:8] are assigned to BANK1.

Table 29-126. PE DRAM Layout

ADDR	BANK1	BANK0
0x00	byte1	byte0
0x01	byte3	byte2
...		
0x7F	byte255	byte254

The FlexRay module provides means to access the PE DRAM from the application. The PE DRAM application access is initiated and controlled via [PE DRAM Access Register \(FR_PEDRAR\)](#) and [PE DRAM Data Register \(FR_PEDRDR\)](#). This functionality is used to check the memory error detection.

29.6.22.1 PE DRAM Read Access

A read access from the PE DRAM can be initiated in any protocol state. The following sequence describes a read access from the PE DRAM address 0x70.

1. FR_PEDRAR:= 0x50E0;
// INST=0x5; ADDR=070
2. Wait until FR_PEDRAR[DAD] == 1;
// Wait for end of PE DRAM access



3. `val = FR_PEDRDR[DATA];`
`// Read PE DRAM data`

The read access is handled by the PE internal CPU with the lowest execution priority. This may cause a response delay with a maximum of 1000 PE clock cycle (25 μ s).

29.6.22.2 PE DRAM Write Access

A write access into the PE DRAM can be initiated in any protocol state. The following sequence describes a write access to the PE DRAM address 0x70.

1. `FR_PEDRDR:= DATA;`
`// write value to be written into data register`
2. `FR_PEDRAR:= 0x30E0;`
`// INST=0x3; ADDR=0x70`
3. `Wait until FR_PEDRAR[DAD] == 1;`
`// Wait for end of PE DRAM access`
4. `val = FR_PEDRDR[DATA];`
`// Read back PE DRAM data`

The write access is handled by the PE internal CPU with the lowest execution priority. This may cause a response delay with a maximum of 1000 PE clock cycle (25 μ s).

If the conditions given in [Section 29.6.22.3, PE DRAM Write Access Limitations](#), are fulfilled, the data provided in [PE DRAM Data Register \(FR_PEDRDR\)](#) are written into the PE DRAM, read back in the next clock cycle, and stored in the [PE DRAM Data Register \(FR_PEDRDR\)](#). Otherwise, data are not written into the PE DRAM and 0x0000 is stored in the [PE DRAM Data Register \(FR_PEDRDR\)](#).

29.6.22.3 PE DRAM Write Access Limitations

The PE DRAM is used by the protocol engine if the module is not in *POC:default config* state. The only address not used by the protocol engine is 0x70. To prevent the corruption of protocol engine data, the following PE DRAM write access limitations apply for application writes:

- When the module is in *POC:default config* state, all PE DRAM addresses are writable.
- When the module is not in *POC:default config* state, only PE DRAM address 0x70 is writable.

29.6.23 CHI Lookup-Table Memory (CHI LRAM)

The CHI Lookup-Table Memory (CHI LRAM) is a CHI internal memory that contains the message buffer configuration data and the data field offsets for the physical message buffers. The configuration data for two message buffers or six data field offsets are contained in one memory row. The CHI LRAM is divided into six memory banks.

Table 29-127. CHI LRAM Layout

ADR	BANK5	BANK4	BANK3	BANK2	BANK1	BANK0
0x00	FR_MBIDXR1	FR_MBFIDR1	FR_MBCCFR1	FR_MBIDXR0	FR_MBFIDR0	FR_MBCCFR0
0x01	FR_MBIDXR3	FR_MBFIDR3	FR_MBCCFR3	FR_MBIDXR2	FR_MBFIDR2	FR_MBCCFR2
...						
0x1F	FR_MBIDXR63	FR_MBFIDR63	MBCCF63	FR_MBIDXR62	MBFID62	FR_MBCCFR62
0x20	FR_MBDOR5	FR_MBDOR4	FR_MBDOR3	FR_MBDOR2	FR_MBDOR1	FR_MBDOR0
...						
0x2B	—	—	—	—	FR_MBDOR67	FR_MBDOR66
0x2C	FR_LEETR5	FR_LEETR4	FR_LEETR3	FR_LEETR2	FR_LEETR1	FR_LEETR0

29.6.23.1 CHI LRAM Read and Write Access

The CHI LRAM is accessed by the application via regular register read and write accesses.

29.6.24 Memory Content Error Detection

The FlexRay module provides integrated memory content error detection for both the CHI LRAM and PE DRAM, and memory content error correction for the PE DRAM. The memory error detection for the CHI LRAM uses a standard Hamming code with a Hamming distance of 3 and detects all single-bit and double-bit errors (SEDED). The memory error detection and correction for the PE DRAM uses an enhanced Hamming code with a Hamming distance of 4 and detects and corrects all single-bit errors and detects all double-bit errors (SECDED).

This section describes the reporting of the occurrence of memory content errors, the reaction of the module on the occurrence, and how the application can inject memory errors in order to trigger the report and response behavior.

29.6.24.1 Memory Error Types

A memory error is the distortion of one or more bits read out of the memory. The reading of the values of all zeros and all ones is considered as a special case. The FlexRay module detects and indicates the memory errors as shown in [Table 29-128](#). The entries on the top have higher priority.

Each memory read access reads out *all* banks of the addressed row, and runs error detection on *all* banks, even in the case that the application has triggered a read from only one bank. This may lead to the reporting of a memory error if at least one bank contains a memory error, even if an error-free bank has been read.

Table 29-128. Detected Memory Error Types

Memory	Priority	Memory Data	Indication
CHI LRAM	0 (highest)	All Zero's	No Error — Valid Data
PE DRAM			Non-Corrected Error
CHI LRAM		All One's	Non-Corrected Error
PE DRAM			
CHI LRAM	1 (lowest)	One Bit Flipped	Non-Corrected Error
PE DRAM			Corrected Error
CHI LRAM		Two Bits Flipped	Non-Corrected Error
PE DRAM			
CHI LRAM		Three or more Bits Flipped	One out of {No error, Non-Corrected Error}, defined by coding given in Section 29.6.24.2.3, CHI LRAM Checkbits , and Section 29.6.24.2.3, CHI LRAM Checkbits .
PE DRAM			One out of {No error, Corrected Error, Non-Corrected Error}, defined by coding given in Section 29.6.24.2.1, PE DRAM Checkbits , and Section 29.6.24.2.2, PE DRAM Syndrome .

29.6.24.2 Memory Error Reporting

The memory error reporting is enabled only if the ECC functionality enable bit ECCE in the [Module Configuration Register \(FR_MCR\)](#) is set.

Each of the two memories has two sets of internal registers to store the detection of one corrected and one non-corrected memory error.

If a memory error is detected, the module checks whether the related error interrupt flag in the [ECC Error Interrupt Flag and Enable Register \(FR_EEIFER\)](#) is set.

- If the error interrupt flag is set, the related internal error reporting register is not updated and the related error overflow flag is set to 1 to indicate a loss of error condition.
- If the error interrupt flag is not set, the internal reporting register is updated and the error interrupt flag is set to 1. If two or more memory errors of the same type are detected, the error for the bank with the lower bank number will be reported, and the error overflow flag will be set to 1.

If a memory error is detected for at least two banks of one memory, the related error overflow flag is set to 1 to indicate a loss of error condition.

29.6.24.2.1 PE DRAM Checkbits

The coding of the checkbits reported in [ECC Error Report Code Register \(FR_EERCRCR\)](#) for PE DRAM memory errors is shown in [Table 29-130](#). This table shows the implemented enhanced Hamming code. If the error injection was applied to distort the checkbits, then the distorted checkbits are reported.

Table 29-129. PE DRAM checkbits coding

CODE	CODE				DATA							
	3	2	1	0	7	6	5	4	3	2	1	0
4 ¹	X	X	X	X	X	X	X	X	X	X	X	X
3 ²	—	—	—	—	X	X	X	X	—	—	—	—
2	—	—	—	—	X	—	—	—	X	X	X	—
1	—	—	—	—	—	X	X	—	X	X	—	X
0	—	—	—	—	—	X	—	X	X	—	X	X

NOTES:

¹ The checkbit CODE[4] is set to 1 if and only if there is an even number of 1's in columns with X.

² The checkbits CODE[3]... CODE[0] are set to 1 if and only if there is an odd number of 1's in all columns with X.

This coding of the checkbit ensures that neither 0x000 nor 0xFF F are valid code words and written into the memory.

29.6.24.2.2 PE DRAM Syndrome

The coding of the syndrome reported in [ECC Error Report Code Register \(FR_EERCR\)](#) for PE DRAM memory errors is shown in [Table 29-130](#).

Table 29-130. FR_EERCR[CODE] PE DRAM Syndrome Coding

FR_EERCR[CODE]		Description
[4]	[3:0]	
0x1	0x0	No Error (Never occurs in error report registers)
0x0	0x0	If data == 0: Non Corrected Error (Dedicated Handling of All Zero Code Word) If data != 0: Corrected Error (Parity Bit 4)
0x0	0x1	Corrected Error (Parity Bit 0)
0x0	0x2	Corrected Error (Parity Bit 1)
0x0	0x3	Corrected Error (Data Bit 0)
0x0	0x4	Corrected Error (Parity Bit 2)
0x0	0x5	Corrected Error (Data Bit 1)
0x0	0x6	Corrected Error (Data Bit 2)
0x0	0x7	Corrected Error (Data Bit 3)
0x0	0x8	Corrected Error (Parity Bit 3)
0x0	0x9	Corrected Error (Data Bit 4)
0x0	0xA	Corrected Error (Data Bit 5)
0x0	0xB	Corrected Error (Data Bit 6)
0x0	0xC	Corrected Error (Data Bit 7)
0x0	0xD–0xF	Non-Corrected Error
0x1	0x1–0xF	Non-Corrected Error

29.6.24.2.3 CHI LRAM Checkbits

The coding of the checkbits reported in [ECC Error Report Code Register \(FR_EERCR\)](#) for CHI LRAM memory errors is shown in [Table 29-131](#). This table shows the implemented Hamming code. If the error injection was applied to distort the checkbits, then the distorted checkbits are reported.

Table 29-131. CHI LRAM checkbits coding

CODE ¹	DATA															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4	X	X	X	X	X	—	—	—	—	—	—	—	—	—	—	—
3	—	—	—	—	—	X	X	X	X	X	X	X	—	—	—	—
2	X	X	—	—	—	X	X	X	X	—	—	—	X	X	X	—
1	—	—	X	X	—	X	X	—	—	X	X	—	X	X	—	X
0	X	—	X	—	X	X	—	X	—	X	—	X	X	—	X	X

NOTES:

¹ The checkbit CODE[n] is set to 1 if and only if there is an odd number of 1's in all columns with X.

29.6.24.2.4 CHI LRAM Syndrome

The coding of the syndrome reported in [ECC Error Report Code Register \(FR_EERCR\)](#) for CHI LRAM memory errors is shown in [Table 29-132](#).

Table 29-132. FR_EERCR[CODE] CHI LRAM Syndrome Coding

FR_EERCR[CODE]	Description
0x00	No Error (Never occurs in error report registers)
0x01–0x1F	Non-Corrected Error

29.6.24.3 Memory Error Response

The memory error response is enabled only when the ECC functionality enable bit ECCE in the [Module Configuration Register \(FR_MCR\)](#) is set.

In case of the detection of a *corrected* memory error, the FlexRay module continues its normal operation using the corrected data word. This section describes the behavior of the FlexRay module after the detection of a *non-corrected* memory error.

29.6.24.3.1 CHI LRAM Error Response after CC Read

When the CC is out of the *POC:default config* state, it reads the configuration data and the data field offsets of all utilized message buffers in every slot and in the NIT. If a non-corrected memory error is detected during this module read access, the error response of the module depends on the LRAM location where the error occurred.

- If the LRAM address belongs to physical message buffer configuration data, the FlexRay module will consider the affected message buffer as disabled for the current search and will exclude this buffer from the search. The configuration of the affected message buffer is not changed.

If the affected message buffer is a transmit message buffer, no frame will be transmitted from this message buffer in the next slot. If the affected message buffer is a receive message buffer, no frame will be received to this message buffer in the next slot.

- If the LRAM address belongs to the data field offset area and the related physical message buffer is used for Rx or Tx, the first access to the system memory caused by payload read or write yields to the assertion of the FR_CHIERFR[ILSA_EF]. No memory access occurs w.r.t. payload access is performed for the complete frame.

29.6.24.3.2 CHI LRAM Error Response after Application Read

The application can read the content of the CHI LRAM via reading the FR_MBCCFR n , FR_MBFIDR n , FR_MBIDXR n , FR_MBDOR n , and FR_LEETR n registers. If a non-corrected memory error is detected during this kind of read access, the module indicates the detected memory error, delivers the non-corrected data read, and continues its normal operation.

29.6.24.3.3 PE DRAM Error Response after CC Read

If the CC detects a non-corrected memory error during internal read of program data contained in PE DRAM, this is considered as a fatal protocol error and the module enters the protocol freeze state immediately.

29.6.24.3.4 PE DRAM Error Response after Application Read in *POC:default config* state

If the CC detects a non-corrected memory error during an application-triggered read from any PE DRAM address and the protocol is in the *POC:default config* state, this is considered as a fatal protocol error and the module enters the protocol freeze state. This behavior allows for checking the freeze functionality in case of the detection of non-corrected errors.

29.6.24.3.5 PE DRAM Error Response after Application Read out of *POC:default config*

If the CC detects a non-corrected memory error during an application-triggered read from any PE DRAM address, and the protocol is not in the *POC:default config* state, this error is not considered as a fatal error and the protocol state is not changed. This prevents any interference of the running protocol by PE DRAM error injection reads.

29.6.25 Memory Error Injection

The error injection functionality is used by the application to inject data errors into the memories to trigger and check the memory error detection functionality.

The error injection is enabled only if the ECC functionality enable bit ECCE in the [Module Configuration Register \(FR_MCR\)](#) and the error injection enable control bit EIE in the [ECC Error Report and Injection Control Register \(FR_EERICR\)](#) are set.

The error injection mode is configured by the EIM configuration bit in the [ECC Error Report and Injection Control Register \(FR_EERICR\)](#). When the error injection is enabled, each write access to the configured memory location will be distorted.

The injector has the same behavior for FlexRay module memory writes and application memory writes.

29.6.25.1 CHI LRAM Error Injection

The following sequence describes a memory error injection sequence for the CHI LRAM memory. This sequence consists of the setup of the error injector followed by an application-triggered write access to provoke a distortion of the memory content. The content of the CHI LRAM is described in [Table 29-127](#).

When the CC is in *POC:default config*, there are no limitations for the error injection and no impacts of error injection to the application. For error injection out of *POC:default config* see [Section 29.7.3, Memory Error Injection out of POC:default config](#).

Injector Setup:

1. FR_MCR[ECCE]: = 1;
// Enable ECC functionality
2. FR_EERICE[EIE]: = I_MODE;
// Configure error injection mode
3. FR_EEIAR[MID]: = 1;
// Select CHI LRAM for error injection
4. FR_EEIAR[BANK]: = I_BANK;
// Select bank for error injection; I_BANK = {0,1,2,3,4,5}
5. FR_EEIAR[ADDR]: = I_ADDR;
// Select address for error injection; I_ADDR ≤ 0x2C
6. FR_EEIDR[DATA]: = D_DIST;
// Define data distortion pattern
7. FR_EEICR[CODE]: = C_DIST;
// Define checkbit distortion pattern
8. FR_EERICE[EIE]: = 1;
// Enable error injection

Application Write Access:

```
If (I_BANK==0) → FR_MBCCFR(2n) / FR_MBDOR(6k) / FR_LEETR0 := DATA;
If (I_BANK==1) → FR_MBFIDR(2n) / FR_MBDOR(6k + 1) / FR_LEETR1 := DATA;
If (I_BANK==2) → FR_MBIDXR(2n) / FR_MBDOR(6k + 2) / FR_LEETR2 := DATA;
If (I_BANK==3) → FR_MBCCFR(2n + 1) / FR_MBDOR(6k + 3) / FR_LEETR3 := DATA;
If (I_BANK==4) → FR_MBFIDR(2n + 1) / FR_MBDOR(6k + 4) / FR_LEETR4 := DATA;
If (I_BANK==5) → FR_MBIDXR(2n + 1) / FR_MBDOR(6k + 5) / FR_LEETR5 := DATA;
// Write DATA to the defined injection bank and injection address (see Table 29-127).
```

29.6.25.2 PE DRAM Error Injection

The following sequence describes a memory error injection sequence for the PE DRAM memory. This sequence consists of the setup of the error injector followed by an application-triggered write access to provoke a distortion of the memory content.

When the FlexRay module is in *POC:default config*, there are no limitations for the error injection and no impacts of error injection to the application. For error injection out of *POC:default config* see [Section 29.7.3.2, PE DRAM Error Injection out of POC:default config](#).

Injector Setup:

1. FR_MCR[ECCE]: = 1;
// Enable ECC functionality
2. FR_EERICE[EIE]: = I_MODE;
// Configure error injection mode
3. FR_EEIAR[MID]: = 0;
// Select PE DRAM for error injection
4. FR_EEIAR[BANK]: = I_BANK;
// Define bank for error injection; I_BANK = {0,1}
5. FR_EEIAR[ADDR]: = I_ADDR;
// Define address for error injection; I_ADDR ≤ 0x7F
6. FR_EEIDR[DATA]: = D_DIST;
// Define data distortion pattern
7. FR_EEICR[CODE]: = C_DIST;
// Define checkbit distortion pattern
8. FR_EERICE[EIE]: = 1;
// Enable error injection

Application Write Access (e.g. I_ADDR = 0x70):

1. FR_PEDRAR: = 0x30E0;
// INST = 0x3; ADDR = 0x70
2. wait until FR_PEDRAR[DAD] == 1;
// Wait for end of PE DRAM access
3. val = FR_PEDRDR[DATA]; |
// Get read back PE DRAM data

Note: The write access to the PE DRAM triggers a subsequent read access from PE DRAM in the next cycle, which triggers the detection of the distorted data.

29.7 Application Information

29.7.1 Module Configuration

This section describes essential parts of the module configuration.

29.7.1.1 Configure System Memory Access Time-Out Register (FR_SYMATOR)

To ensure reliable operation of the CC, the application must ensure that the TIMEOUT value in [System Memory Access Time-Out Register \(FR_SYMATOR\)](#) and the CHI clock frequency f_{CHI} in MHz fulfill [Equation 29-30](#)¹.

$$0 \leq \text{SYMATOR}[\text{TIMEOUT}] \leq \lfloor 0.45 \cdot f_{\text{CHI}} - 8 \rfloor \quad \text{Eqn. 29-30}$$

For a given SYMATOR[TIMEOUT] value, f_{CHI} can be increased without causing unreliable operation of the CC. The same holds for reducing the SYMATOR[TIMEOUT] value for a given f_{CHI} .

Some examples for maximum values of the SYMATOR[TIMEOUT] for a minimum CHI frequency are given in [Table 29-133](#).

Table 29-133. Maximum SYMATOR[TIMEOUT] examples

f_{CHI}	SYMATOR[TIMEOUT]	f_{CHI}	SYMATOR[TIMEOUT]
≥ 18 MHz	0	≥ 100 MHz	≤ 37
≥ 23 MHz	≤ 2	≥ 120 MHz	≤ 46
≥ 27 MHz	≤ 4	≥ 140 MHz	≤ 55
≥ 32 MHz	≤ 6	≥ 160 MHz	≤ 64
≥ 60 MHz	≤ 19	≥ 180 MHz	≤ 73
≥ 80 MHz	≤ 28	≥ 200 MHz	≤ 82

29.7.1.1.1 System Bus Wait State Constraints

The SYMATOR[TIMEOUT] value corresponds directly to a certain acceptable number of wait states on the system bus.

For single channel configurations and if the sync frame table generation functionality is *not* used ($\text{FR_SFTCCSR}[\text{SDVEN}, \text{SIDEN}] = 0$), no timeout will be detected if fewer than $2 \times \text{SYMATOR}[\text{TIMEOUT}] + 1$ wait states will be seen on the system bus for each system bus access.

For dual channel configurations, or if the sync frame table generation functionality is used, no timeout will be detected if fewer than $\text{SYMATOR}[\text{TIMEOUT}] - 1$ wait states will be seen on the system bus for each system bus access.

29.7.1.2 Configure Data Field Offsets

The data field offsets are located in the [Message Buffer Data Field Offset Registers \(FR_MBDOR \$n\$ \)](#) and [Receive FIFO Start Data Offset Register \(FR_RFSDOR\)](#). The application has to configure the data field offset values for all message buffers that are used.

The reset value of all data field offsets $\text{FR_MBDOR}n[\text{MBDO}]$ and $\text{FR_RFSDOR}[\text{SDO}]$ is 0. This value is considered to be illegal (see [Section 29.6.19.1.1, System Bus Illegal Address Access](#)).

29.7.2 Initialization Sequence

This section describes the required steps to initialize the CC. The first subsection describes the steps required after a system reset, and the second section describes the steps required after preceding shutdown of the CC.

1. See [Section 29.3, Controller Host Interface Clocking](#), for all constraints of minimum CHI clock frequency.

29.7.2.1 Module Initialization

This section describes the module related initialization steps after a system reset.

1. Configure CC.
 - a) Configure the control bits in the [Module Configuration Register \(FR_MCR\)](#).
 - b) Configure the system memory base address in [System Memory Base Address Register \(FR_SYMBADR\)](#).
2. Enable the CC.
 - a) Write 1 to the module enable bit MEN in the [Module Configuration Register \(FR_MCR\)](#).

The CC now enters the Normal Mode. The application can commence with the protocol initialization described in [Section 29.7.2.2, Protocol Initialization](#).

29.7.2.2 Protocol Initialization

This section describes the protocol-related initialization steps.

1. Configure the protocol engine.
 - a) Issue CONFIG command via [Protocol Operation Control Register \(FR_POCR\)](#).
 - b) Wait for *POC:config* in [Protocol Status Register 0 \(FR_PSR0\)](#).
 - c) Configure the FR_PCR0, ..., FR_PCR30 registers to set all protocol parameters.
2. Configure the Message Buffers and FIFOs.
 - a) Set the number of message buffers used and the message buffer segmentation in the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#).
 - b) Define the message buffer data size in the [Message Buffer Data Size Register \(FR_MBDSR\)](#).
 - c) Configure each message buffer by setting the configuration values in the [Message Buffer Configuration, Control, Status Registers \(FR_MBCCSRn\)](#), [Message Buffer Cycle Counter Filter Registers \(FR_MBCCFRn\)](#), [Message Buffer Frame ID Registers \(FR_MBFIDRn\)](#), [Message Buffer Index Registers \(FR_MBIDXRn\)](#).
 - d) Configure the FIFOs.
 - e) Issue CONFIG_COMPLETE command via [Protocol Operation Control Register \(FR_POCR\)](#).
 - f) Wait for *POC:ready* in [Protocol Status Register 0 \(FR_PSR0\)](#).

After this sequence, the CC is configured as a FlexRay node and is ready to integrate into the FlexRay cluster.

29.7.2.3 CHI LRAM Initialization

The initialization of the CHI LRAM is performed by the CC when it leaves the Disabled Mode. The initialization runs for 45 CHI clock cycles. All fields in the FR_MBCCSR n , FR_MBCCFR n , FR_MBFIDR n , FR_MBDOR n , and LEETR n registers are initialized to 0. All application read or write accesses to these registers are delayed until the initialization is finished.

29.7.2.4 PE DRAM Initialization

The PE DRAM initialization is performed by the CC in the *POC:default config* state. This initialization runs for 4.8 μ s, and will delay the state transition from *POC:default config* into *POC:config*.

29.7.3 Memory Error Injection out of *POC:default config*

This section provides information for application driven memory error injection out of *POC:default config*. The CC provides means to inject memory errors from the application without any impacts to the internal protocol operation of the CC.

29.7.3.1 CHI LRAM Error Injection out of *POC:default config*

The CC will never perform any internal read access from the [LRAM ECC Error Test Registers \(FR_LEETR_n\)](#). Any memory errors injected into these CHI LRAM locations will never be detected by internal access, independent from the protocol state.

The application should use these registers and related CHI LRAM location to inject memory errors into the CHI LRAM. The injection sequence is described in [Section 29.6.25.1, CHI LRAM Error Injection](#).

29.7.3.2 PE DRAM Error Injection out of *POC:default config*

The CC will never perform any internal read access from the PE DRAM address 0x70. This is the only one PE DRAM address writable by the application out of the *POC:default config* state.

The application should use these PE DRAM location to inject memory errors into the PE DRAM. The injection sequence is described in [Section 29.6.25.2, PE DRAM Error Injection](#).

29.7.4 Shut Down Sequence

This section describes a secure shut down sequence to stop the CC gracefully. The main targets of this sequence are:

- Finish all ongoing reception and transmission
- Do not corrupt FlexRay bus and do not disturb ongoing FlexRay bus communication

For a graceful shutdown the application shall perform the following tasks:

1. Disable all enabled message buffers.
 - a) Repeatedly write 1 to FR_MBCCSR_n[EDT] until FR_MBCCSR_n[EDS] == 0.
2. Stop the protocol engine.
 - a) Issue HALT command via [Protocol Operation Control Register \(FR_POCR\)](#).
 - b) Wait for *POC:halt* in [Protocol Status Register 0 \(FR_PSR0\)](#).

29.7.5 Number of Usable Message Buffers

This section describes the required minimum CHI clock frequency for a specified number of utilized message buffers configured in the [Message Buffer Segment Size and Utilization Register](#)

(FR_MBSSUTR), a configured minislot length *gdMinislot*, and a configured nominal macrotick length *gdMacrotick*¹.

Additional constraints for the minimum CHI clock frequency are given in [Section 29.3, Controller Host Interface Clocking](#).

The CC uses a sequential search algorithm to determine the individual message buffer assigned or subscribed to the next slot. This search is started at the start of slot and must be finished before the start of the next slot.

The shortest FlexRay slot is a corrected empty dynamic slot. A corrected empty dynamic slot is a minislot and consists of *gdMinislot* corrected macroticks with a duration of *gdMacrotick*. The minimum duration of a corrected macrotick is $gdMacrotick_{min} = 39 \mu\text{T}$. This results in a minimum length of a correct slot.

$$\Delta_{slotmin} = 39 \cdot pdMicrotick \cdot gdMinislot \quad \text{Eqn. 29-31}$$

The message buffer search engine runs on the CHI clock and evaluates one individual message buffer per CHI clock cycle. For internal status update operations and to account for clock domain crossing jitter, an additional amount of 27 CHI clock cycles is required to ensure correct search engine operation.

For a given number of utilized message buffers $FR_MBSSUTR[LAST_MB_UTIL] + 1$ and for a given CHI clock frequency f_{chi} , this results in a search duration of

$$\Delta_{search} = \frac{1}{f_{chi}} \cdot (FR_MBSSUTR[LAST_MB_UTIL]+27) \quad \text{Eqn. 29-32}$$

The message buffer search must be finished within one slot, which requires that [Equation 29-33](#) must be fulfilled:

$$\Delta_{search} \leq \Delta_{slotmin} \quad \text{Eqn. 29-33}$$

This results in the formula given in [Equation 29-34](#), which determines the required minimum CHI frequency for a given number of message buffers that are utilized.

$$f_{chi} \geq \frac{(FR_MBSSUTR[LAST_MB_UTIL]+27)}{39 \cdot pdMicrotick \cdot gdMinislot} \quad \text{Eqn. 29-34}$$

The required minimum CHI Clock frequency for a selected set of relevant protocol parameters and for the LAST_MB_UTIL field in the [Message Buffer Segment Size and Utilization Register \(FR_MBSSUTR\)](#) set to 63 is given in [Table 29-134](#).

Table 29-134. Minimum f_{chi} [MHz] examples (64 message buffers used)

<i>pdMicrotick</i> [ns]	<i>gdMinislot</i>					
	2	3	4	5	6	7
25.0	46.7	31.2	23.4	18.7	15.6	13.4
50.0	23.4	15.6	11.7	9.4	7.8	6.7

1. See [Section 29.3, Controller Host Interface Clocking](#), for all constraints of minimum CHI clock frequency.

NOTE

If the minimum CHI frequency is not met then the CHIERFR[MBS_EF] flag is set. Refer to [Section 29.5.2.17, CHI Error Flag Register \(FR_CHIERFR\)](#), for details.

29.7.6 Protocol Control Command Execution

This section considers the issues of the protocol control command execution.

The application issues any of the protocol control commands listed in the POCCMD field of [Table 29-16](#) by writing the command to the POCCMD field of the [Protocol Operation Control Register \(FR_POCR\)](#). As a result the CC sets the BSY bit while the command is transferred to the PE. When the PE has accepted the command, the BSY flag is cleared. All commands are accepted by the PE.

The PE maintains a protocol command vector. For each command that was accepted by the PE, the PE sets the corresponding command bit in the protocol command vector. If a command is issued while the corresponding command bit is set, the command is not queued and is lost.

If the command execution block of the PE is idle, it selects the next accepted protocol command with the highest priority from the current protocol command vector according to the protocol control command priorities given in [Table 29-135](#). If the current protocol state does not allow the execution of this protocol command (see POC state changes in *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*) the CC asserts the illegal protocol command interrupt flag IPC_IF in the [Protocol Interrupt Flag Register 1 \(FR_PIFR1\)](#). The protocol command is not executed in this case.

Some protocol commands may be interrupted by other commands or the detection of a fatal protocol error as indicated by [Table 29-135](#). If the application issues the FREEZE or READY command, or if the PE detects a fatal protocol error, some commands already stored in the command vector will be removed from this vector.

Table 29-135. Protocol Control Command Priorities

Protocol Command	Priority	Interrupted By	Cleared and Terminated By
FREEZE	(highest) 1	none	
READY	2		
CONFIG_COMPLETE	3		

Table 29-135. Protocol Control Command Priorities (continued)

Protocol Command	Priority	Interrupted By	Cleared and Terminated By
ALL_SLOTS	4	FREEZE, READY, CONFIG_COMPLETE, fatal protocol error	FREEZE, READY, CONFIG_COMPLETE, fatal protocol error
ALLOW_COLDSTART	5		
RUN	6		FREEZE, fatal protocol error
WAKEUP	7		FREEZE, fatal protocol error
DEFAULT_CONFIG	8		FREEZE, fatal protocol error
CONFIG	9		
HALT	(lowest) 10		FREEZE, READY, CONFIG_COMPLETE, fatal protocol error

29.7.7 Message Buffer Search on Simple Message Buffer Configuration

This section describes the message buffer search behavior for a simplified message buffer configuration. The FIFO behavior is not considered in this section.

29.7.7.1 Simple Message Buffer Configuration

A simple message buffer configuration is a configuration that has at most one transmit message buffer and at most one receive message buffer assigned to a slot S . The simple configuration used in this section utilizes two message buffers: one single-buffered transmit message buffer and one receive message buffer.

The transmit message buffer has the message buffer number t and has the following configuration:

Table 29-136. Transmit Buffer Configuration

Register	Field	Value	Description
FR_MBCCSR t	MTD	1	Transmit buffer
FR_MBCCFR t	MTM	0	Event transition mode
	CHA	1	Assigned to channel A
	CHB	0	Not assigned to channel B
	CCFE	1	Cycle counter filter enabled
	CCFMSK	000011	Cycle set = $\{4n\} = \{0,4,8,12,\dots\}$
	CCFVAL	000000	
FR_MBFIDR t	FID	S	Assigned to slot S

The availability of data in the transmit buffer is indicated by the commit bit FR_MBCCSR t [CMT] and the lock bit FR_MBCCSR t [LCKS].

The receive message buffer has the message buffer number r and has the following configuration:

Table 29-137. Receive Buffer Configuration

Register	Field	Value	Description
FR_MBCCSR r	MTD	0	Receive buffer
FR_MBCCFR r	MTM	—	n/a
	CHA	1	Assigned to channel A
	CHB	0	Not assigned to channel B
	CCFE	1	Cycle counter filter enabled
	CCFMSK	000001	Cycle set = $\{2n\} = \{0,2,4,6,\dots\}$
	CCFVAL	000000	
FR_MBFIDR r	FID	S	Subscribed slot

Furthermore the assumption is that both message buffers are enabled (FR_MBCCSR t [EDS] = 1 and FR_MBCCSR r [EDS] = 1).

NOTE

The cycle set $\{4n + 2\} = \{2,6,10,\dots\}$ is assigned to the receive buffer only.

The cycle set $\{4n\} = \{0,4,8,12,\dots\}$ is assigned to both buffers.

29.7.7.2 Behavior in static segment

In this case, both message buffers are assigned to a slot S in the *static* segment.

The configuration of a transmit buffer for a static slot S assigns this slot to the node as a transmit slot. The FlexRay protocol requires:

- When a slot occurs, if the slot is assigned to a node on a channel then that node must transmit either a normal frame or a null frame on that channel. Specifically, a null frame will be sent if there is no data ready, or if there is no match on a transmit filter (cycle counter filtering, for example).

Regardless of the availability of data and the cycle counter filter, the node will transmit a frame in the static slot S . In any case, the result of the message buffer search will be the transmit message buffer t . The receive message buffer r will not be found, no reception is possible.

29.7.7.3 Behavior in dynamic segment

In this case, both message buffers are assigned to a slot S in the *dynamic* segment. The FlexRay protocol requires:

- When a slot occurs, if a slot is assigned to a node on a channel then that node only transmits a frame on that channel if there is data ready and there is a match on relevant transmit filters (no null frames are sent).

The transmission of a frame in the dynamic segment is determined by the availability of data and the match of the cycle counter filter of the transmit message buffer.

29.7.7.3.1 Transmit Data Not Available

If transmit data are *not available*, i.e., the transmit buffer is not committed $FR_MBCCSR_t[CMT]=0$ and/or locked $FR_MBCCSR_t[LCKS]=1$:

- a) For the cycles in the set $\{4n\}$, which is assigned to both buffers, the receive buffer will be found and the node can receive data, and
- b) For the cycles in the set $\{4n + 2\}$, which is assigned to the receive buffer only, the receive buffer will be found and the node can receive data.

The receive cycles are shown in [Figure 29-160](#).




Figure 29-160. Transmit Data Not Available

29.7.7.3.2 Transmit Data Available

If transmit data are *available*, i.e., the transmit buffer is committed $FR_MBCCSR_t[CMT]=1$ and not locked $FR_MBCCSR_t[LCKS]=0$:

- a) For the cycles in the set $\{4n\}$, which is assigned to both buffers, the transmit buffer will be found and the node transmits data.
- b) For the cycles in the set $\{4n + 2\}$, which is assigned to the receive buffer only, the receive buffer will be found and the node can receive data.

The receive and transmit cycles are shown in [Figure 29-161](#).




Figure 29-161. Transmit Data Available

Chapter 30

Frequency-Modulated Phase-Locked Loop (FMPLL)

30.1 Introduction

This section describes the features and functions of the two independent FMPLL modules implemented on the PXS30 device.

30.2 Overview

The FMPLLs allow the user to generate high speed system clocks from a common 4–120 MHz input clock. Further, the FMPLLs support programmable frequency modulation of the system clock. The PLL multiplication factor and the output clock divider ratio are software-configurable.

PXS30 has two PLLs: one for the system clock using frequency modulation (FM) and one that can be used for motor control peripherals.

The FMPLL's block diagram is shown in [Figure 30-1](#).




Figure 30-1. FMPLL block diagram

30.3 Features

The FMPLL has the following major features:

- Input clock frequency from 4–120 MHz
- Voltage controlled oscillator (VCO) range from 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Frequency modulated PLL (FMPLL)
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth
 - $\pm 0.25\%$ to $\pm 4\%$ deviation from center spread frequency
 - -0.5% to $+8\%$ deviation from down spread frequency
 - Programmable modulation frequency dependent on reference frequency
- Progressive clock switching only on FMPLL_0 for the system clock
- Two operating modes

- PLL mode with crystal reference
- PLL mode with external reference

30.4 Memory map

The FMPLLs are mapped through the MC_CGM register slot. Since the MC_CGM base address is unaffected by Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM), the base addresses for the FMPLL modules are similarly unaffected.

Table 30-1 shows the memory map locations. Addresses are given as offsets of the module base address.

Table 30-1. FMPLL memory map

Offset from FMPLL_BASE FMPLL_0: 0xC3FE_00A0 FMPLL_1: 0xC3FE_00C0	Register	Access ¹	Reset Value ²	Location
0x0000	Control Register (CR)	R/W	0x0540_0001	on page 30-3
0x0004	Modulation Register (MR)	R/W	0x0000_0000	on page 30-4
0x0008–0x000F	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

30.5 Register descriptions

The PLL operation is controlled by two registers. These registers can be written only in supervisor mode.

30.5.1 Control Register (CR)

Address: Base + 0x0000

Access: Supervisor read/write;
User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	IDF				ODF		0	NDIV						
W																
Reset	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	EN_PLL_SW	0	0	0	I_LOCK	S_LOCK	PLL_FAIL_MASK	PLL_FAIL_FLAG	1
W												w1c			w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 30-2. Control Register (CR)

Table 30-2. CR field descriptions

Field	Description
IDF	The value of this field sets <i>idf</i> , the PLL Input division factor as described in Table 30-3 .
ODF	The value of this field sets <i>odf</i> , the PLL Output division factor. 00 Divide by 2. 01 Divide by 4. 10 Divide by 8. 11 Divide by 16.
NDIV	The value of this field sets <i>ldf</i> , the PLL Loop division factor as described in Table 30-4 .
EN_PLL_SW	This bit enables progressive clock switching. 0 Progressive clock switching disabled. 1 Progressive clock switching enabled.
I_LOCK	This bit is set by hardware whenever a lock/unlock event occurs. It is cleared by writing a 1 to this bit.
S_LOCK	This bit is an indication of whether the PLL has acquired lock. 0 PLL unlocked. 1 PLL locked.
PLL_FAIL_MASK	This bit masks the <i>pll_fail</i> output. 0 <i>pll_fail</i> not masked. 1 <i>pll_fail</i> masked.
PLL_FAIL_FLAG	This bit is asynchronously set by hardware whenever a loss of lock event occurs while PLL is switched on. It is cleared by writing a 1 to this bit.

Table 30-3. Input divide ratios

IDF[3:0]	Input division factor	IDF[3:0]	Input division factor
0000	Divide by 1	1000	Divide by 9
0001	Divide by 2	1001	Divide by 10
0010	Divide by 3	1010	Divide by 11
0011	Divide by 4	1011	Divide by 12
0100	Divide by 5	1100	Divide by 13
0101	Divide by 6	1101	Divide by 14
0110	Divide by 7	1110	Divide by 15
0111	Divide by 8	1111	Clock Inhibit

Table 30-4. Loop divide ratios

NDIV[6:0]	Loop divide factor
0000000–0011111	NA
0100000	Divide by 32
0100001	Divide by 33
0100010	Divide by 34
...	...
1011111	Divide by 95
1100000	Divide by 96
1100001–1111111	NA

30.5.2 Modulation Register (MR)

Address: Base + 0x0004

Access: Supervisor read/write;
User read-only




Figure 30-3. Modulation Register (MR)

Table 30-5. MR field descriptions

Field	Description
STRB_BYPASS	Strobe bypass. The STRB_BYPASS signal bypasses the STRB signal used inside PLL to latch the correct values for control bits (INC_STEP, MOD_PERIOD and SPRD_SEL). 0 STRB is used to latch PLL modulation control bits. 1 STRB is bypassed. In this case control bits need to be static. The control bits must be changed only when PLL is in power down mode.
SPRD_SEL	Spread type selection. The SPRD_SEL control the spread type in Frequency Modulation mode. 0 Center SPREAD. 1 Down SPREAD.
MOD_PERIOD	Modulation period. The MOD_PERIOD field is the binary equivalent of the value <i>modperiod</i> derived from following formula: $modperiod = \frac{f_{ref}}{4 \times f_{mod}}$ where: <i>fref</i> : represents the frequency of the feedback divider <i>fmod</i> : represents the modulation frequency
FM_EN	Frequency Modulation Enable. The FM_EN enables the frequency modulation. 0 Frequency Modulation disabled. 1 Frequency Modulation enabled.
INC_STEP	Increment step. The INC_STEP field is the binary equivalent of the value <i>incstep</i> derived from following formula: $incstep = round\left(\frac{(2^{15} - 1) \times md \times MDF}{100 \times 5 \times MODPERIOD}\right)$ where: <i>md</i> : represents the peak modulation depth in percentage (Center spread = pk-pk = ±md, Downspread = pk-pk = -2 × md) <i>MDF</i> : represents the nominal value of loop divider (NDIV in PLL Control Register)

30.6 Functional description

30.6.1 Normal mode

In Normal mode, the PLL inputs are driven by the CR. This means that when the PLL is in lock state, the PLL output clock (PHI) is derived by the reference clock (XOSC) through this relation:

Eqn. 30-1

$$phi = \frac{xosc \cdot ldf}{idf \cdot odf}$$

where the value of *idf*, *ldf* and *odf* are set in the Control Register (CR), corresponding to the IDF, NDIV, and ODF bits, respectively; and can be derived from [Table 30-3](#) and [Table 30-4](#), and the value of CR[ODF].

30.6.2 Progressive clock switching

Progressive clock switching allows you to switch the system clock to the PLL output clock, stepping through different division factors. This means that the current consumption gradually increases and so the voltage regulator has a better response.

This feature can be enabled by programming the EN_PLL_SW bit in CR. Then, when the input pin pll_select goes high, the output clock ck_pll_div progressively increases its frequency following Table 30-6.

Table 30-6. Progressive clock switching on pll_select rising edge

Number of cycles	ck_pll_div frequency
8	(ck_pll_out frequency) ÷ 8
16	(ck_pll_out frequency) ÷ 4
32	(ck_pll_out frequency) ÷ 2
33 and higher	ck_pll_out frequency

30.6.3 Normal mode with frequency modulation

The FMPLL default mode is without frequency modulation enabled. When frequency modulation is enabled, two parameters must be set to generate the desired level of modulation: the PERIOD and the STEP. The modulation waveform is always a triangle wave and its shape is not programmable.

FM modulation is activated using these steps:

1. Configure the FM modulation characteristics: MOD_PERIOD, INC_STEP.
2. Enable the FM modulation by programming the SSCG_EN bit of MR register to 1. FM modulated mode can be enabled only when PLL is in lock state.

To latch these values inside the PLL, two ways are used, depending on the value of STRB_BYPASS register bit in MR.

If STRB_BYPASS is low, the modulation parameters are latched in the PLL only when the STRB signal goes high. The STRB signal is automatically generated in the FMPLL when the modulation is enabled (SSCG_EN goes high) if the PLL is locked (S_LOCK = 1) or when the modulation has been enabled (SSCG_EN = 1) and PLL enters in lock state (S_LOCK goes high).

If STRB_BYPASS is high, the STRB signal is bypassed. In this case, control bits (MOD_PERIOD[12:0], INC_STEP[14:0], SPREAD_CONTROL) must be changed only when the PLL is in power down mode.

The modulation depth in % is

Eqn. 30-2

$$ModulationDepth = \left(\frac{100 \times 5 \times INCSTEP \times MODPERIOD}{(2^{15} - 1) \times MDF} \right)$$

NOTE

You must ensure that the product of INCSTEP and MODPERIOD is less than $(2^{15} - 1)$.




Figure 30-4. Frequency modulation

30.6.4 Power down mode

The PLL can be switched off when not required to achieve lower consumption by programming the ME_x_MC registers in the MC_ME module.

30.7 Recommendations

To avoid any unpredictable behavior of the PLL clock, it is recommended to respect the following guidelines:

- The FMPLL VCO frequency should reside in the range 256–512 MHz. Care is required when programming the multiplication and division factors to respect this requirement.
- The user must change the multiplication, division factors only when the PLL output clock is not selected as the source for an active clock on the chip. The MOD_PERIOD, INC_STEP, and SPREAD_SEL bits should be modified before activating the FM modulated mode. Then strobe has to be generated to enable the new settings. If STRB_BYP is set to 1, then MOD_PERIOD, INC_STEP, and SPREAD_SEL can be modified only when PLL is in power down mode.
- Use progressive clock switching for the system clock.
- XOSC needs to be connected and oscillating before the FMPLL can be turned on.

The FMPLL is dependent on XOSC being switched on. To ensure that when the FMPLL is automatically switched off during various mode entries or exits, the FMPLL source is never switched off before switching off the FMPLL. When the FMPLL is running from the XOSC, the current setting always ensures that FMPLL is switched off before the XOSC is switched off.

Otherwise, software must take care of this sequence. This puts a limitation on the system that XOSC should be toggling even when the FMPLL is running on IRC clock.

Chapter 31

Inter-Integrated Circuit Bus Controller Module (I²C)

31.1 Introduction

The inter-integrated circuit (I²C™) bus is a two-wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices. It minimizes the external connections to devices and does not require an external address decoder.

This bus is suitable for applications requiring occasional communication over a short distance between a number of devices. It also provides flexibility, allowing additional devices to be connected to the bus for further expansion and system development.

The interface is designed to operate as fast as 100 kbps with maximum bus loading and timing. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF.

The PXS30 provides three functionally identical I²C modules, identified as I²C0 through I²C2.

31.1.1 Features

The I²C has these major features:

- Compatible with I²C bus standard
- Multi-master operation
- Software programmable for one of 256 serial clock frequencies
- Software selectable acknowledge bit
- Interrupt driven byte-by-byte data transfer
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Start and stop signal generation/detection
- Repeated start signal generation
- Acknowledge bit generation/detection
- Bus busy detection
- Basic DMA interface

Features currently not supported:

- No support for general call address
- Not compliant to ten-bit addressing

31.1.2 Block diagram

A simplified block diagram of the I²C illustrates the functionality and interdependence of major blocks (see [Figure 31-1](#)).




Figure 31-1. I²C block diagram

31.1.3 DMA interface

A simple DMA interface is implemented so that the I²C can request data transfers with minimal support from the CPU. DMA mode is enabled by setting the DMAEN bit in the I²C Bus Control Register (IBCR). DMA requests can be performed on all four I²C channels.

The DMA interface is only valid when the I²C module is configured for master mode and the DMA channel mux has selected the I²C DMA request signals to be inputs to a DMA channel.




Figure 31-2. I²C module DMA interface block diagram

31.1.4 Modes of operation

The I²C module has two operating modes: run mode and halt mode. In run mode, I²C_x = 0 in the SIU_HLT0 register and all functional parts of the I²C module are running. In halt mode, I²C_x = 1 in the SIU_HLT0 register and all clocks to the I²C module are disabled.

31.2 External signal description

Refer to [Chapter 3, Signal Description](#), for detailed signal descriptions.

31.3 Memory map and registers

This section provides a detailed description of all I²C registers.

31.3.1 Module memory map

Table 31-1 shows the base addresses for the I²C modules. These addresses are not affected by Lock Step Mode (LSM) or Decoupled Parallel Mode (DPM). Table 31-2 shows the I²C memory map.

Table 31-1. I²C module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	I ² C_0	0xFFE3_0000
	I ² C_1	0xFFE4_4000
	I ² C_2	0xFFE4_8000

Table 31-2. I²C memory map

Offset from I ² C_BASE	Register	Access ¹	Reset Value ²	Section/Page
0x0000	I ² C Bus Address Register (IBAD)	R/W	0x00	on page 31-4
0x0001	I ² C Bus Frequency Divider Register (IBFD)	R/W	0x00	on page 31-5
0x0002	I ² C Bus Control Register (IBCR)	R/W	0x80	on page 31-8
0x0003	I ² C Bus Status Register (IBSR)	R/W	0x80	on page 31-9
0x0004	I ² C Bus Data I/O Register (IBDR)	R/W	0x00	on page 31-10
0x0005	I ² C Bus Interrupt Configuration Register (IBIC)	R/W	0x00	on page 31-11
0x0006–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

31.3.2 Register descriptions

This section lists the I²C registers in address order and describes the registers and their bit fields.

31.3.2.1 I²C Bus Address Register (IBAD)

This register contains the address the I²C bus responds to when addressed as a slave; it is not the address sent on the bus during the address transfer.




Figure 31-3. I²C Bus Address Register (IBAD)

Table 31-3. IBAD field descriptions

Field	Description
AD	Slave Address. Specific slave address to be used by the I ² C bus module. Note: The default mode of I ² C bus is slave mode for an address match on the bus.

31.3.2.2 I²C Bus Frequency Divider Register (IBFD)

Address: Base + 0x0001

Access: User read/write



Figure 31-4. I²C Bus Frequency Divider Register (IBFD)

Table 31-4. IBFD field descriptions

Field	Description
MULT	I ² C Multiplier Factor. The MULT bits define the multiplier factor <i>mul</i> . This factor is used along with the SCL divider to generate the I ² C baud rate. The multiplier factor <i>mul</i> as defined by the MULT bits is provided below. 00 <i>mul</i> = 1 01 <i>mul</i> = 2 10 <i>mul</i> = 4 11 Reserved
ICR	I ² C Bus Clock Rate. The ICR bits are used to prescale the bus clock for bit rate selection. These bits and the MULT bits are used to determine the I ² C baud rate, the SDA hold time, the SCL Start hold time and the SCL Stop hold time. Table 31-5 provides the SCL divider and hold values for corresponding values of the ICR. The SCL divider multiplied by multiplier factor <i>mul</i> is used to generate I ² C baud rate. I²C baud rate = bus speed (Hz)/(mul × SCL divider) Eqn. 31-1 SDA hold time is the delay from the falling edge of SDA (I ² C data) to the changing of SDA (I ² C data). SDA hold time = bus period (s) × mul × SDA hold value Eqn. 31-2 SCL Start hold time is the delay from the falling edge of SDA (I ² C data) while SCL is high (Start condition) to the falling edge of SCL (I ² C clock). SCL Start hold time = bus period (s) × mul × SCL Start hold value Eqn. 31-3 SCL Stop hold time is the delay from the rising edge of SCL (I ² C clock) to the rising edge of SDA (I ² C data) while SCL is high (Stop condition). SCL Stop hold time = bus period (s) × mul × SCL Stop hold value Eqn. 31-4




Figure 31-5. SCL Divider and SDA Hold

Table 31-5. I²C Divider and Hold Values

ICR (hex)	SCL Divider	SDA Hold Value	SCL Hold (Start) Value	SDA Hold (Stop) Value	ICR (hex)	SCL Divider	SDA Hold Value	SCL Hold (Start) Value	SCL Hold (Stop) Value
00	20	7	6	11	20	160	17	78	81
01	22	7	7	12	21	192	17	94	97
02	24	8	8	13	22	224	33	110	113
03	26	8	9	14	23	256	33	126	129
04	28	9	10	15	24	288	49	142	145
05	30	9	11	16	25	320	49	158	161
06	34	10	13	18	26	384	65	190	193
07	40	10	16	21	27	480	65	238	241
08	28	7	10	15	28	320	33	158	161
09	32	7	12	17	29	384	33	190	193
0A	36	9	14	19	2A	448	65	222	225
0B	40	9	16	21	2B	512	65	254	257
0C	44	11	18	23	2C	576	97	286	289
0D	48	11	20	25	2D	640	97	318	321
0E	56	13	24	29	2E	768	129	382	385
0F	68	13	30	35	2F	960	129	478	481
10	48	9	18	25	30	640	65	318	321
11	56	9	22	29	31	768	65	382	385
12	64	13	26	33	32	896	129	446	449
13	72	13	30	37	33	1024	129	510	513
14	80	17	34	41	34	1152	193	574	577
15	88	17	38	45	35	1280	193	638	641
16	104	21	46	53	36	1536	257	766	769
17	128	21	58	65	37	1920	257	958	961
18	80	9	38	41	38	1280	129	638	641
19	96	9	46	49	39	1536	129	766	769
1A	112	17	54	57	3A	1792	257	894	897
1B	128	17	62	65	3B	2048	257	1022	1025
1C	144	25	70	73	3C	2304	385	1150	1153
1D	160	25	78	81	3D	2560	385	1278	1281
1E	192	33	94	97	3E	3072	513	1534	1537
1F	240	33	118	121	3F	3840	513	1918	1921

31.3.2.3 I²C Bus Control Register (IBCR)

Address: Base + 0x0002

Access: User read/write




Figure 31-6. I²C Bus Control Register (IBCR)

Table 31-6. IBCR field descriptions

Field	Description
MDIS	<p>Module Disable. This bit controls the software reset of the entire I²C bus module.</p> <p>0 The I²C bus module is enabled. This bit must be cleared before any other IBCR bits have any effect.</p> <p>1 The module is reset and disabled. This is the power-on reset situation. When high, the interface is held in reset, but registers can be accessed.</p> <p>Note: If the I²C bus module is enabled in the middle of a byte transfer, the interface behaves as follows: slave mode ignores the current transfer on the bus and starts operating when a subsequent start condition is detected. Master mode is not aware that the bus is busy. Therefore, if a start cycle is initiated, the current bus cycle may become corrupt. This ultimately results in the current bus master or the I²C bus module losing arbitration, after which, bus operation returns to normal.</p>
IBIE	<p>I-Bus Interrupt Enable.</p> <p>0 Interrupts from the I²C bus module are disabled. This does not clear any currently pending interrupt condition.</p> <p>1 Interrupts from the I²C bus module are enabled. An I²C bus interrupt occurs provided the IBIF bit in the status register is also set.</p>
MS	<p>Master/Slave Mode Select. This bit is cleared on reset. When this bit is changed from 0 to 1, a START signal is generated on the bus and the master mode is selected. When this bit is changed from 1 to 0, a STOP signal is generated and the operation mode changes from master to slave. A STOP signal should be generated if only the IBIF flag is set. MS is cleared without generating a STOP signal when the master loses arbitration.</p> <p>0 Slave mode.</p> <p>1 Master mode.</p>
TX	<p>Transmit/Receive Mode Select. This bit selects the direction of master and slave transfers. When addressed as a slave this bit must be set by software according to the SRW bit in the status register. In master mode this bit must be set according to the type of transfer required. Therefore, for address cycles, this bit is always high.</p> <p>0 Receive.</p> <p>1 Transmit.</p>
NOACK	<p>Data Acknowledge Disable. This bit specifies the value driven onto SDA during data acknowledge cycles for both master and slave receivers. The I²C module always acknowledges address matches, provided it is enabled, regardless of the value of NOACK. Values written to this bit are used only when the I²C Bus is a receiver, not a transmitter.</p> <p>0 An acknowledge signal is sent out to the bus at the 9th clock bit after receiving one byte of data.</p> <p>1 No acknowledge signal response is sent (i.e., acknowledge bit = 1).</p>

Table 31-6. IBCR field descriptions (continued)

Field	Description
RSTA	Repeat Start. Writing a 1 to this bit generates a repeated START condition on the bus, provided it is the current bus master. This bit is always read as a low. Attempting a repeated start at the wrong time, if the bus is owned by another master, results in loss of arbitration. 0 No effect. 1 Generate repeat start cycle.
DMAEN	DMA enable. When this bit is set, the DMA TX and RX lines are asserted when the I ² C module requires data to be read or written to the data register. No transfer done interrupts are generated when this bit is set; however, an interrupt is generated if loss of arbitration or addressed as slave conditions occur. The DMA mode is valid only when the I ² C module is configured as a master and the DMA transfer still requires CPU intervention at the start and the end of each frame of data. See the DMA application information section for more details. 0 Disable the DMA TX/RX request signals. 1 Enable the DMA TX/RX request signals.

31.3.2.4 I²C Bus Status Register (IBSR)

Address: Base + 0x0003

Access: User read/write

	0	1	2	3	4	5	6	7
R	TCF	IAAS	IBB	IBAL	0	SRW	IBIF	RXAK
W							w1c	
Reset	1	0	0	0	0	0	0	0

Figure 31-7. I²C Bus Status Register (IBSR)

Table 31-7. IBSR field descriptions

Field	Description
TCF	Transfer Complete. While one byte of data is transferred, this bit is cleared. It is set by the falling edge of the ninth clock of a byte transfer. This bit is valid only during or immediately following a transfer to the I ² C module or from the I ² C module. 0 Transfer in progress. 1 Transfer complete.
IAAS	Addressed as a Slave. When its own specific address (I-bus address register) is matched with the calling address, this bit is set. The CPU is interrupted provided the IBIE is set. Then the CPU must check the SRW bit and set its Tx/Rx mode accordingly. Writing to the I-bus control register clears this bit. 0 Not addressed. 1 Addressed as a slave.
IBB	Bus Busy. This bit indicates the status of the bus. When a START signal is detected, the IBB is set. If a STOP signal is detected, IBB is cleared and the bus enters idle state. 0 Bus is idle. 1 Bus is busy.

Table 31-7. IBSR field descriptions (continued)

Field	Description
IBAL	<p>Arbitration Lost. The arbitration lost bit (IBAL) is set by hardware when the arbitration procedure is lost. Arbitration is lost in the following circumstances:</p> <ul style="list-style-type: none"> • SDA is sampled low when the master drives a high during an address or data transmit cycle. • SDA is sampled low when the master drives a high during the acknowledge bit of a data receive cycle. • A start cycle is attempted when the bus is busy. • A repeated start cycle is requested in slave mode. • A stop condition is detected when the master did not request it. <p>This bit must be cleared by software, by writing a one to it. A write of zero has no effect.</p>
bit 4	Reserved for future use. A read returns 0; must be written as 0.
SRW	<p>Slave Read/Write. When IAAS is set, this bit indicates the value of the R/W command bit of the calling address sent from the master. This bit is valid only when the I-bus is in slave mode, a complete address transfer has occurred with an address match and no other transfers have been initiated. By programming this bit, the CPU can select slave transmit/receive mode according to the command of the master.</p> <p>0 Slave receive, master writing to slave. 1 Slave transmit, master reading from slave.</p>
IBIF	<p>I-Bus Interrupt Flag. The IBIF bit is set when one of the following conditions occurs:</p> <ul style="list-style-type: none"> • Arbitration lost (IBAL bit set) • Byte transfer complete (TCF bit set and DMAEN bit not set) • Addressed as slave (IAAS bit set) • NoAck from slave (MS and TX bits set) • I²C bus going idle (IBB high-low transition and enabled by BIIE) <p>A processor interrupt request is generated if the IBIE bit is set. This bit must be cleared by software, by writing a 1 to it. A write of 0 has no effect on this bit. In DMA mode (DMAEN set), a byte transfer complete condition does not trigger the setting of IBIF. All other conditions apply.</p>
RXAK	<p>Received Acknowledge. This is the value of SDA during the acknowledge bit of a bus cycle. If the received acknowledge bit (RXAK) is low, it indicates an acknowledge signal has been received after the completion of 8 bits data transmission on the bus. If RXAK is high, it means no acknowledge signal is detected at the 9th clock.</p> <p>0 Acknowledge received. 1 No acknowledge received.</p>

31.3.2.5 I²C Bus Data I/O Register (IBDR)




Figure 31-8. I²C Bus Data I/O Register (IBDR)

In master transmit mode, when data is written to IBDR, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates next byte data receiving. In slave mode, the same functions are available after an address match has occurred. The TX bit in the IBCR must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin.

For instance, if the I²C is configured for master transmit but a master receive is desired, then reading the IBDR does not initiate the receive.

Reading the IBDR returns the last byte received while the I²C is configured in either master receive or slave receive modes. The IBDR does not reflect every byte that is transmitted on the I²C bus, nor can software verify that a byte has been written to the IBDR correctly by reading it back.

In master transmit mode, the first byte of data written to IBDR following assertion of MS is used for the address transfer and should comprise the calling address (in position D0–D6) concatenated with the required R/ \overline{W} bit (in position D7).

31.3.2.6 I²C Bus Interrupt Configuration Register (IBIC)




Figure 31-9. I²C Bus Interrupt Configuration Register (IBIC)

Table 31-8. IBIC field descriptions

Field	Description
BIIE	Bus Idle Interrupt Enable Bit. This configuration bit can be used to enable the generation of an interrupt after the I ² C bus becomes idle. After this bit is set, an IBB high-low transition sets the IBIF bit. This feature can be used to signal to the CPU the completion of a STOP on the I ² C bus. 0 Bus idle interrupts disabled. 1 Bus idle interrupts enabled.
bits 1–7	Reserved for future use. A read returns 0; must be written as 0.

31.4 Functional description

31.4.1 I-Bus protocol

The I²C bus system uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. All devices connected to it must have open-drain or open-collector outputs. A logical AND function is exercised on both lines with external pullup resistors. The value of these resistors is system dependent.

Normally, a standard communication is composed of four parts: START signal, slave address transmission, data transfer, and STOP signal. They are described briefly in the following sections and illustrated in [Figure 31-10](#).




Figure 31-10. I²C bus transmission signals

31.4.1.1 START signal

When the bus is free, i.e., no master device is engaging the bus (both SCL and SDA lines are at logical high), a master may initiate communication by sending a START signal. As shown in Figure 31-10, a START signal is a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a new data transfer (each data transfer may contain several bytes of data) and brings all slaves out of their idle states.




Figure 31-11. Start and Stop conditions

31.4.1.2 Slave address transmission

The first byte of data transfer immediately after the START signal is the slave address transmitted by the master. This is a seven-bit calling address followed by a R/W bit. The R/W bit tells the slave the desired direction of data transfer.

1 = Read transfer—the slave transmits data to the master

0 = Write transfer—the master transmits data to the slave

Only the slave with a calling address that matches the one transmitted by the master responds by sending back an acknowledge bit. This is done by pulling the SDA low at the ninth clock (see [Figure 31-10](#)).

No two slaves in the system may have the same address. If the I²C bus is master, it must not transmit an address that is equal to its own slave address. The I²C bus cannot be master and slave at the same time. However, if arbitration is lost during an address cycle, the I²C bus reverts to slave mode and operates correctly, even if it is being addressed by another master.

31.4.1.3 Data transfer

After successful slave addressing is achieved, the data transfer can proceed byte-by-byte in a direction specified by the R/W bit sent by the calling master.

All transfers that come after an address cycle are referred to as data transfers, even if they carry sub-address information for the slave device.

Each data byte is 8 bits long. Data may be changed only while SCL is low and must be held stable while SCL is high (see [Figure 31-10](#)). There is one clock pulse on SCL for each data bit, the MSB being transferred first. Each data byte must be followed by an acknowledge bit, which is signaled from the receiving device by pulling the SDA low at the ninth clock. Therefore, one complete data byte transfer needs nine clock pulses.

If the slave receiver does not acknowledge the master, the SDA line must be left high by the slave. The master can then generate a stop signal to abort the data transfer or a start signal (repeated start) to commence a new calling.

If the master receiver does not acknowledge the slave transmitter after a byte transmission, it means end of data to the slave, so the slave releases the SDA line for the master to generate a STOP or START signal.

31.4.1.4 STOP signal

The master can terminate the communication by generating a STOP signal to free the bus. However, the master may generate a START signal followed by a calling command without generating a STOP signal first. This is called repeated START. A STOP signal is defined as a low-to-high transition of SDA while SCL is at logical 1 (see [Figure 31-10](#)).

The master can generate a STOP even if the slave has generated an acknowledge, at which point the slave must release the bus.

31.4.1.5 Repeated START signal

As shown in [Figure 31-10](#), a repeated START signal is a START signal generated without first generating a STOP signal to terminate the communication. This is used by the master to communicate with another slave or with the same slave in different mode (transmit/receive mode) without releasing the bus.

31.4.1.6 Arbitration procedure

The Inter-IC bus is a true multi-master bus that allows more than one master to be connected on it. If two or more masters try to control the bus simultaneously, a clock synchronization procedure determines the bus clock, for which the low period is equal to the longest clock low period and the high is equal to the shortest among the masters. The relative priority of the contending masters is determined by a data arbitration procedure. A bus master loses arbitration if it transmits logic “1” while another master transmits logic 0. The losing masters immediately switch to slave receive mode and stop driving the SDA output. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, a status bit is set by hardware to indicate loss of arbitration.

31.4.1.7 Clock synchronization

Because wire-AND logic is performed on the SCL line, a high-to-low transition on the SCL line affects all the devices connected on the bus. The devices start counting their low period and after a device's clock has gone low, it holds the SCL line low until the clock high state is reached. However, the change of low to high in this device clock may not change the state of the SCL line if another device clock remains within its low period. Therefore, synchronized clock SCL is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time (see [Figure 31-12](#)). When all engaged devices have counted off their low period, the synchronized clock SCL line is released and pulled high. There is then no difference between the device clocks and the state of the SCL line and all the devices start counting their high periods. The first device to complete its high period pulls the SCL line low again.




Figure 31-12. I²C bus clock synchronization

31.4.1.8 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices may hold the SCL low after completion of one byte transfer (9 bits). In such cases, it halts the bus clock and forces the master clock into wait state until the slave releases the SCL line.

31.4.1.9 Clock stretching

The clock synchronization mechanism can be used by slaves to slow the bit rate of a transfer. After the master has driven SCL low, the slave can drive SCL low for the required period and then release it. If the slave SCL low period is greater than the master SCL low period then the resulting SCL bus signal low period is stretched.

31.4.2 Interrupts

31.4.2.1 General

The I²C uses one interrupt vector only.

Table 31-9. Interrupt summary

Interrupt	Offset	Vector	Priority	Source	Description
I ² C Interrupt	—	—	—	IBAL, TCF, IAAS, IBB bits in IBSR register	When any IBAL, TCF, or IAAS bits are set an interrupt may be caused based on arbitration lost, transfer complete or address detect conditions. If enabled by BIIE, the deassertion of IBB can also cause an interrupt, indicating that the bus is idle.

31.4.2.2 Interrupt description

The I²C has five types of internal interrupts. The interrupt service routine can determine the interrupt type by reading the status register.

I²C Interrupt can be generated on:

- Arbitration lost condition (IBAL bit set)
- Byte transfer condition (TCF bit set and DMAEN bit not set)
- Address detect condition (IAAS bit set)
- No acknowledge from slave received when expected
- Bus going idle (IBB bit not set)

The I²C interrupt is enabled by the IBIE bit in the I²C control register. It must be cleared by writing 1 to the IBIF bit in the interrupt service routine. The bus going idle interrupt needs to be additionally enabled by the BIIE bit in the IBIC register.

31.5 Initialization/application information

31.5.1 I²C programming examples

31.5.1.1 Initialization sequence

Reset puts the I²C bus control register in its default state. Before the interface can be used to transfer serial data, an initialization procedure must be carried out, as follows:

1. Update the frequency divider register (IBFD) and select the required division ratio to obtain SCL frequency from system clock.
2. Update the I²C bus address register (IBAD) to define its slave address.
3. Clear the MDIS bit of the I²C bus control register (IBCR) to enable the I²C interface system.
4. Modify the bits of the IBCR to select master/slave mode, transmit/receive mode and interrupt enable or not. Optionally modify the bits of the I²C bus interrupt configuration register (IBIC) to further refine the interrupt behavior.
5. Configure the SDA and SCL pads. (The SIU Pad Configuration registers must be configured to select the appropriate I²C function. Also, the open drain feature of the pad must be enabled by setting the ODE bit in the appropriate SIU pad configuration register.)

31.5.1.2 Generation of START

After completion of the initialization procedure, serial data can be transmitted by selecting the master transmitter mode. If the device is connected to a multi-master bus system, the state of the I²C bus busy bit (IBB) must be tested to check if the serial bus is free.

If the bus is free (IBB = 0), the start condition and the first byte (the slave address) can be sent. The data written to the data register comprises the slave calling address and the LSB, which is set to indicate the direction of transfer required from the slave.

The bus free time (i.e., the time between a STOP condition and the following START condition) is built into the hardware that generates the START cycle. Depending on the relative frequencies of the system clock and the SCL period, it may be necessary to wait until the I²C is busy after writing the calling address to the IBDR before proceeding with the following instructions. This is illustrated in the following example.

An example of the sequence of events that generates the START signal and transmits the first byte of data (slave address) is shown below:

```

while (bit 2, IBSR ==1)                // wait in loop for IBB flag to clear
bit3 and bit 2, IBCR = 1 // set transmit and master mode, i.e. generate start condition
IBDR = calling_address                // send the calling address to the data register
while (bit 2, IBSR ==0)                // wait in loop for IBB flag to be set

```

31.5.1.3 Post-transfer software response

Transmission or reception of a byte sets the data transferring bit (TCF) to 1, which indicates one byte communication is finished. The I²C Bus interrupt bit (IBIF) is set also; an interrupt is generated if the

interrupt function is enabled during initialization by setting the IBIE bit. The IBIF (interrupt flag) can be cleared by writing 1 (in the interrupt service routine, if interrupts are used).

The TCF bit is cleared to indicate data transfer in progress by reading the IBDR data register in receive mode or writing the IBDR in transmit mode. The TCF bit must not be used as a data transfer complete flag because the flag timing depends on a number of factors including the I²C bus frequency. This bit may not conclusively provide an indication of a transfer complete situation. Transfer complete situations must be detected using the IBIF flag

Software may service the I²C I/O in the main program by monitoring the IBIF bit if the interrupt function is disabled. Polling should monitor the IBIF bit rather than the TCF bit because their operation is different when arbitration is lost.

When an interrupt occurs at the end of the address cycle, the master is always in transmit mode, i.e., the address is transmitted. If master receive mode is required, indicated by R/W bit in IBDR, then the TX bit should be toggled at this stage.

During slave mode address cycles (IAAS = 1) the SRW bit in the status register is read to determine the direction of the subsequent transfer and the TX bit is programmed accordingly. For slave mode data cycles (IAAS = 0) the SRW bit is not valid. The TX bit in the control register should be read to determine the direction of the current transfer.

The following is an example software sequence for master transmitter in the interrupt routine.

```

clear bit 6, IBSR                                // Clear the IBIF flag
if (bit 2, IBCR ==0)
    slave_mode()                                  // run slave mode routine
if (bit 3, IBCR ==0)
    receive_mode()                               // run receive_mode routine
if (bit 7, IBSR == 1)
    end();                                        // if NO ACK
else
    IBDR = data_to_transmit                       // transmit next byte of data

```

31.5.1.4 Generation of STOP

A data transfer ends with a STOP signal generated by the master device. A master transmitter can generate a STOP signal after all the data has been transmitted. The following example shows how a stop condition is generated by a master transmitter.

```

if (tx_count == 0) or // check to see if all data bytes have been transmitted
    (bit 7, IBSR == 1) { // or if no ACK generated
    clear bit 2, IBCR // generate stop condition
}
else {
    IBDR = data_to_transmit // write byte of data to DATA register
    tx_count -- // decrement counter
} // return from interrupt

```

If a master receiver wants to terminate a data transfer, it must inform the slave transmitter by not acknowledging the last byte of data. This can be done by setting the transmit acknowledge bit (TXAK) before reading the second last byte of data. Before reading the last byte of data, a STOP signal must first be generated. The following example shows how a STOP signal is generated by a master receiver.

```

rx_count -- // decrease the rx counter
if (rx_count ==1) // 2nd last byte to be read ?
    bit 4, IBCR = 1 // disable ACK
if (rx_count == 0) // last byte to be read ?
    bit 6, IBCR = 0 // generate stop signal
else
data_received = IBDR // read RX data and store

```

31.5.1.5 Generation of repeated START

At the end of data transfer, if the master wants to remain communicating on the bus, it can generate another START signal followed by another slave address without first generating a STOP signal. A program example is as shown.

```

bit 5, IBCR = 1 // generate another start ( restart)
IBDR == calling_address // transmit the calling address

```

31.5.1.6 Slave mode

In the slave interrupt service routine, the module addressed as slave bit (IAAS) must be tested to check if a calling of its own address has been received. If IAAS is set, software sets the transmit/receive mode select bit (TX bit of IBCR) according to the R/W command bit (SRW). Writing to the IBCR clears IAAS automatically. IAAS is read as set when it is from the interrupt at the end of the address cycle where an address match occurred. Interrupts resulting from subsequent data transfers have IAAS cleared. A data transfer may be initiated by writing information to IBDR for slave transmits or dummy reading from IBDR in slave receive mode. The slave drives SCL low in-between byte transfers SCL is released when the IBDR is accessed in the required mode.

In slave transmitter routine, the received acknowledge bit (RXAK) must be tested before transmitting the next byte of data. Setting RXAK means an end of data signal from the master receiver, after which it must be switched from transmitter mode to receiver mode by software. A dummy read then releases the SCL line so the master can generate a STOP signal.

31.5.1.7 Arbitration lost

If several masters try to engage the bus simultaneously, one master wins and the others lose arbitration. The devices that lost arbitration are immediately switched to slave receive mode by the hardware. Their data output to the SDA line is stopped, but SCL remains generated until the end of the byte during which arbitration was lost. An interrupt occurs at the falling edge of the ninth clock of this transfer with IBAL = 1 and MS = 0. If one master attempts to start transmission while the bus is being engaged by another master, the hardware inhibits the transmission, switches the MS bit from 1 to 0 without generating a STOP condition, generates an interrupt to CPU, and sets the IBAL to indicate that the attempt to engage the bus is failed. When considering these cases, the slave service routine should test the IBAL first and the software should clear the IBAL bit if it is set.




Figure 31-13. Flowchart of typical I²C interrupt routine

31.5.2 DMA application information

The DMA interface on the I²C is not completely autonomous and requires intervention from the CPU to start and to terminate the frame transfer. DMA mode is valid for master transmit and master receive modes only. Software must ensure that the DMA enable bit in the control register is not set when the I²C module is configured in master mode.

The DMA controller must transfer only one byte of data per Tx/Rx request. This is because there is no FIFO on the I²C block.

The CPU should also keep the I²C interrupt enabled during a DMA transfer to detect the arbitration lost condition and take action to recover from this situation. The DMAEN bit in the IBCR register works as a disable for the transfer complete interrupt. This means that during normal transfers (no errors) there always is either an interrupt or a request to the DMA controller, depending on the setting of the DMAEN bit. All error conditions trigger an interrupt and require CPU intervention. The address match condition does not occur in DMA mode as the I²C should never be configured for slave operation.

The following sections detail how to set up a DMA transfer and what intervention is required from the CPU. It is assumed that the system DMA controller is capable of generating an interrupt after a certain number of DMA transfers have taken place.

31.5.2.1 DMA mode, master transmit

Figure 31-14 details exactly the operation for using a DMA controller to transmit n data bytes to a slave. The first byte (the slave calling address) is always transmitted by the CPU. All subsequent data bytes (apart from the last data byte) can be transferred by the DMA controller. The last data byte must be transferred by the CPU.




Figure 31-14. DMA mode, master transmit

31.5.2.2 DMA mode, master receive

Figure 31-15 details the exact operation for using a DMA controller to receive n data bytes from a slave. The first byte (the slave calling address) is always transmitted by the CPU. All subsequent data bytes (apart from the two last data bytes) can be read by the DMA controller. The last two data bytes must be transferred by the CPU.




Figure 31-15. DMA mode, master receive

31.5.2.3 Exiting DMA mode, system requirement considerations

As described above, the final transfers of both Tx and Rx transfers need to be managed via interrupt by the CPU. To change from DMA to interrupt driven transfers in the I²C module, disable the DMAEN bit in the IBCR register. The trigger to exit the DMA mode is that the programmed DMA transfer control descriptor (TCD) has completed all its transfers to/from the I²C module.

After the last DMA write (TX mode) to the I²C the module immediately starts the next I²C-bus transfer. The same is true for RX mode. After the DMA read from the IBDR register the module initiates the next I²C-bus transfer. This results in two possible scenarios in the DMA mode exiting scheme.

1. Fast reaction

The DMAEN bit is cleared before the next I²C-bus transfer completes. In this case, the module raises an interrupt request to the CPU that can be serviced normally.

2. Slow reaction

The DMAEN bit is cleared after the next I²C-bus transfer has already completed. In this case, the module does not raise an interrupt request to the CPU. Instead, the TCF bit can be read to determine that the transfer completed and the module is ready for further transfer.

31.5.2.3.1 Fast vs. slow reaction

The reaction time T_R for the system to disable DMAEN after the last DMA controller access to the I²C is the time required for one byte transfer over the I²C. In a fast reaction the disabling has to occur before the ninth bit of the data transfer, which is the ACK bit. So the time available is eight times the SCL period.

$$T_R = 8 \times T_{SCL} \quad \text{Eqn. 31-5}$$

In fast mode, with 400 kbit/s, T_{SCL} is 2.5 μ s, so T_R is 20 μ s.

Depending on the system and DMA controller there are different possibilities for the deassertion of DMAEN. Three options are:

1. CPU intervention via interrupt

The DMA controller is programmed to signal an interrupt to the CPU, which is then responsible for the deassertion of DMAEN. This scheme is supported by most systems but can result in a slow reaction time if higher priority interrupts interfere. Therefore, the interrupt handling routine can become complicated as it has to check which of the two scenarios happened (check TCF bit) and act accordingly. In case of slow reaction, you can force an interrupt for the I²C in the interrupt controller to have the further transfer handled by the normal I²C interrupt routine. The use of nested interrupts can cause problems in this scenario, if the DMA interrupt stalls between the deassertion and the DMAEN bit and the checking of the TCF bit.

2. DMA channel linking (if supported)

The transfer control descriptor in the DMA controller that performs the data transfer is linked to another channel that does a write to the I²C IBCR register to disable the DMAEN bit. This is probably the fastest system solution, but it uses two DMA channels. On the system level, no higher priority DMA requests must occur between the two linked TCDs because those can result in slow reaction.

3. DMA scatter/gather process (if supported)

The transfer control descriptor in the DMA controller that performs the data transfer has the scatter-gather feature activated. This feature initiates a reload of another TCD from system RAM after the completion of the first TCD. The new TCD has its start bit already set and immediately starts the required write to the I²C IBCR register to disable the DMAEN bit. This TCD also has scatter-gather activated and is programmed to reload the initial TCD upon completion, bringing the

system back into a ready-for-I²C-transfer state. The advantage over the two other solutions is that this does not require CPU intervention or a second DMA channel. This comes at the cost of 64 bytes RAM (two TCDs), some system bus transfer overhead, and a little increase in application code complexity. On the system level, no higher priority DMA requests must occur during the scatter-gather process because those can result in a slow reaction.

Example latencies for a 32 MHz system with a full speed 32-bit AHB bus and an I²C connected via half speed IPI bus:

- Accessing the I²C from the DMA controller via IPI bus typically requires four cycles (consecutive accesses to the I²C could be faster):

$$4 \times T_{\text{IPI}} = 4 / 16 \text{ MHz} = 250 \text{ ns} \quad \text{Eqn. 31-6}$$

- Reloading a new TCD (8 × 32-bit) via AHB to the DMA controller (scatter/gather process):

$$8 \times T_{\text{AHB}} = 8 / 32 \text{ MHz} = 250 \text{ ns} \quad \text{Eqn. 31-7}$$

With the DMA scatter-gather process, the required IBCR access can be done in 0.5 μs, leaving a large margin of 19.5 μs for additional system delays. The slow reaction case can be prevented in this way. The system user must decide which usage model suits his overall requirements best.

Chapter 32

Interrupt Controller (INTC)

32.1 Introduction

32.1.1 Module overview

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests. This scheduling scheme is suitable for statically scheduled hard real-time systems. The INTC supports 337 interrupt requests. It is targeted to work with a Power Architecture Book E processor and automotive powertrain applications where the ISRs nest to multiple levels, but it also can be used with other processors and applications.

For high priority interrupt requests in these target applications, the time from the assertion of the interrupt request from the peripheral to when the processor is performing useful work to service the interrupt request needs to be minimized. The INTC supports this goal by providing a unique vector for each interrupt request source. It also provides 16 priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. Since each individual application will have different priorities for each source of interrupt request, the priority of each interrupt request is configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the Priority Ceiling Protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks that share the resource cannot preempt each other.


Multiple processors can assert interrupt requests to each other through software settable interrupt requests. These same software settable interrupt requests also can be used to split the work involved in servicing an interrupt request into a high priority portion and a low priority portion. The high priority portion is initiated by a peripheral interrupt request, but then the ISR can assert a software settable interrupt request to finish the servicing in a lower priority ISR. Therefore these software settable interrupt requests can be used instead of the peripheral ISR scheduling a task through the RTOS.

NOTE

In Decoupled Parallel Mode (DPM), two instances of the INTC are available, INTC_0 and INTC_1. In DPM, each instance of the INTC needs to be programmed separately. Thus, all the following references to Core_0 that apply to INTC_0 will also apply to Core_1 when INTC_1 is being programmed.

32.1.2 Block diagram

Figure 32-1 shows a block diagram of the interrupt controller (INTC).



¹ The total number of interrupt sources is 337.

Figure 32-1. INTC block diagram

32.1.3 Features

- Supports 329 peripheral interrupt and 8 software-configurable interrupt request sources
- 9-bit vector
 - Unique vector for each interrupt request source
 - Hardware connection to processor or read from register
- Each interrupt source can be programmed to one of 16 priorities
- Preemption
 - Preemptive prioritized interrupt requests to processor
 - ISR at a higher priority preempts ISRs or tasks at lower priorities
 - Automatic pushing or popping of preempted priority to or from a LIFO
 - Ability to modify the ISR or task priority. Modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- Low latency—three clocks from receipt of interrupt request from peripheral to interrupt request to processor

32.2 Modes of operation

32.2.1 Normal mode

In normal mode, the INTC has two handshaking modes with the processor: software vector mode and hardware vector mode.

32.2.1.1 Software vector mode

In software vector mode, software, that is the interrupt exception handler, must read a register in the INTC to obtain the vector associated with the interrupt request to the processor. The INTC uses software vector mode for a given processor when its associated HVEN_PRC0 bit in the INTC_BCR register is negated. The hardware vector enable signal to the processor is driven as negated when its associated HVEN_PRC0 bit is negated. The vector is read from the INTC_ACKR_PRC0 register. Reading the INTC_IACKR_PRC0 negates the interrupt request to the associated processor. Even if a higher priority interrupt request arrived while waiting for this interrupt acknowledge, the interrupt request to the processor will negate for at least one clock. The reading also pushes the PRI value in the INTC_CPR_PRC0 register onto the associated LIFO and updates PRI in the associated INTC_CPR_PRC0 with the new priority.

Furthermore, the interrupt vector to the processor is driven as all 0s. The interrupt acknowledge signal from the associated processor is ignored.

32.2.1.2 Hardware vector mode

In hardware vector mode, the hardware is the interrupt vector signal from the INTC in conjunction with a processor with the capability to use that vector. In hardware vector mode, this hardware causes the first instruction to be executed in handling the interrupt request to the processor to be specific to that vector. Therefore the interrupt exception handler is specific to a peripheral or software settable interrupt request rather than being common to all of them. The INTC uses hardware vector mode for a given processor when its associated HVEN_PRC0 bit in the INTC_BCR is asserted. The hardware vector enable signal to the associated processor is driven as asserted. When the interrupt request to the associated processor asserts, the interrupt vector signal is updated. The value of that interrupt vector is the unique vector associated with the preempting peripheral or software settable interrupt request. The vector value matches the value of the INTVEC_PRC0 field in the INTC_IACKR_PRC0.

The processor negates the interrupt request to the processor driven by the INTC by asserting the interrupt acknowledge signal for one clock. Even if a higher priority interrupt request arrived while waiting for this interrupt acknowledge, the interrupt request to the processor will negate for at least one clock.

The assertion of the interrupt acknowledge signal for a given processor pushes the associated PRI value in the associated INTC_CPR_PRC0 register onto the associated LIFO and updates the associated PRI in the associated INTC_CPR_PRC0 register with the new priority. This pushing of the PRI value onto the associated LIFO and updating PRI in the associated INTC_CPR_PRC0 does not occur when the associated interrupt acknowledge signal asserts and the INTC_SSCIR0_3 or INTC_SSCIR4_7 register is written at a time such that the PRI value in the associated INTC_CPR_PRC0 register would need to be pushed and the previously last pushed PRI value would need to be popped simultaneously. In this case, PRI in the

associated INTC_CPR_PRC0 is updated with the new priority, and the associated LIFO is neither pushed or popped.

32.2.2 Debug mode

The INTC operation in debug mode is identical to its operation in normal mode.

32.3 Memory map and register description

32.3.1 Memory map

Table 32-1 lists the INTC module base addresses according to mode. Table 32-2 is the INTC memory map.

Table 32-1. INTC module base addresses

Mode	Module	INTC base address
Lock Step Mode (LSM)	INTC_0	0xFFF4_8000
	INTC_1	
Decoupled Parallel Mode (DPM)	INTC_0	0xFFF4_8000 (same as LSM)
	INTC_1	0x8FF4_8000

Table 32-2. INTC memory map

Offset from INTC_BASE	Register	Access ¹	Reset value ²	Location
0x0000	INTC Block Configuration Register (INTC_BCR)	R/W	0x0000_0000	on page 32-5
0x0004	Reserved			
0x0008	INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)	R/W	0x0000_000F	on page 32-6
0x000C	Reserved			
0x0010	INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)	R/W	0x0000_0000	on page 32-7
0x0014	Reserved			
0x0018	INTC End Of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)	R	0x0000_0000	on page 32-8
0x001C	Reserved			
0x0020	INTC Software Set/Clear Interrupt Register 0–3 (INTC_SSCIR0_3)	R/W	0x0000_0000	on page 32-9
0x0024	INTC Software Set/Clear Interrupt Register 4–7 (INTC_SSCIR4_7)	R/W	0x0000_0000	on page 32-9
0x0028–0x003C	Reserved			

Table 32-2. INTC memory map (continued)

Offset from INTC_BASE	Register	Access ¹	Reset value ²	Location
0x0040–0x0190 ³	INTC_PSR0_3—INTC priority select register 0 – 3 to INTC_PSR336 — INTC priority select register 336 ⁴	R/W	0x0000_0000	on page 32-10
0x0194–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.
- ³ A complete list of address offsets for INTC_PSR is provided in [Table 32-8](#).
- ⁴ The PRI fields are 'reserved' for peripheral interrupt requests whose vectors are labeled as Not Used in [Table 32-10](#).

32.3.2 Register information

With exception of the INTC_SSCIR_n and INTC_PSR_n, all registers are 32 bits in width. Any combination of accessing the four bytes of a register with a single access is supported, provided that the access does not cross a register boundary. These supported accesses include types and sizes of 8 bits, aligned 16 bits, misaligned 16 bits to the middle 2 bytes, and aligned 32 bits.

Although INTC_SSCIR_n and INTC_PSR_n are 8 bits wide, they can be accessed with a single 16-bit or 32-bit access, provided that the access does not cross a 32-bit boundary.

In software vector mode, the side effects of a read of the INTC_IACKR_PRC0 register are the same regardless of the size of the read. In either software or hardware vector mode, the size of a write to the INTC_SSCIR_{x_x} register or the INTC_EOIR_PRC0 register does not affect on the operation of the write.

32.3.2.1 INTC Block Configuration Register (INTC_BCR)

The INTC Block Configuration Register (INTC_BCR) configures options of the INTC.

Address: Base + 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	VTES_PRC0	0	0	0	0	0
W																HVEN_PRC0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-2. INTC Block Configuration Register (INTC_BCR)

Table 32-3. INTC_BCR field descriptions

Field	Description
VTES_PRC0	Vector Table Entry Size. The VTES_PRC0 bit controls the number of '0's to the right of INTVEC_PRC0 in Section 32.3.2.3, INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0) . If the contents of INTC_IACKR_PRC0 are used as an address of an entry in a vector table (for example, in software vector mode), then the number of rightmost '0's will determine the size of each vector table entry. This bit does not determine the size of each vector table entry in hardware vector mode but needs to be accounted for if software reads the INTC_IACKR_PRC0 for vector number information. 0 4 bytes. 1 8 bytes.
HVEN_PRC0	Hardware Vector Enable. The HVEN bit controls whether the INTC is in hardware vector mode or software vector mode. Refer to Section 32.2.1, Normal mode , for the details of the handshaking with the processor in each mode. 0 Software vector mode. 1 Hardware vector mode.

32.3.2.2 INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)

The Current Priority Register masks any peripheral or software settable interrupt request at the same or lower priority of the current value of the PRI field in INTC_CPR_PRC0 from generating an interrupt request to Processor 0. When the INTC_IACKR_PRC0 register is read in software vector mode, or the interrupt acknowledge signal from the processor is asserted in hardware vector mode, the value of PRI is pushed onto the LIFO, and PRI is updated with the priority of the preempting interrupt request. When the INTC_SSCIR_x registers are written, the LIFO is popped into the INTC_CPR_PRC0's PRI field. An exception case in hardware vector mode to this behavior is described in [Section 32.2.1.2, Hardware vector mode](#).

The masking priority can be raised or lowered by writing to the PRI field, supporting the PCP. Refer to [Section 32.5.5, Priority ceiling protocol](#).

Address: Base + 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	PRI			
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 32-3. INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)

Table 32-4. INTC_CPR_PRC0 field descriptions

Field	Description			
PRI[0:3]	Priority. PRI is the priority of the currently executing ISR according to these values:			
	PRI	Meaning	PRI	Meaning
	1111	Priority 15—highest priority	0111	Priority 7
	1110	Priority 14	0110	Priority 6
	1101	Priority 13	0101	Priority 5
	1100	Priority 12	0100	Priority 4
	1011	Priority 11	0011	Priority 3
	1010	Priority 10	0010	Priority 2
	1001	Priority 9	0001	Priority 1
	1000	Priority 8	0000	Priority 0—lowest priority

NOTE

A store to modify the PRI field that closely precedes or follows an access to a shared resource can result in a non-coherent access to that resource. Refer to [Section 32.5.5.2, Ensuring coherency](#), for example code to ensure coherency.

32.3.2.3 INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)

The INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0) provides a value that can be used to load the address of an ISR from a vector table. The vector table can be composed of addresses of the ISRs specific to their respective interrupt vectors.

Also, in software vector mode, the INTC_IACKR_PRC0 has side effects from reads. Therefore, it must not be read speculatively while in this mode. The side effects are the same regardless of the size of the read. Reading the INTC_IACKR_PRC0 does not have side effects in hardware vector mode.

Address: Base + 0x0010

Access: User read/write




Figure 32-4. INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)

NOTES:

¹ When the INTC_BCR[VTES_PRC0] bit is asserted, INTVEC_PRC0 is shifted to the left one bit. Bit 29 is read as 0. VTBA_PRC0 is narrowed to 20 bits in width.

Table 32-5. INTC_IACKR_PRC0 field descriptions

Field	Description
VTBA_PRC0	Vector Table Base Address for Processor 0. VTBA_PRC0 can be the base address of a vector table of addresses of ISRs for Processor 0. The VTBA_PRC0 only uses the leftmost 20 bits when the VTES_PRC0 bit in INTC_BCR is asserted.
INTVEC_PRC0	Interrupt Vector for Processor 0. INTVEC_PRC0 is the vector of the peripheral or software settable interrupt request that caused the interrupt request to the processor. When the interrupt request to the processor asserts, the INTVEC_PRC0 is updated, whether the INTC is in software or hardware vector mode.

32.3.2.4 INTC End of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)

Address: Base + 0x0018

Access: User read/write




Figure 32-5. INTC End Of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)

Writing to the INTC End of Interrupt Register for Processor 0 (INTC_EOIR_PRC0) signals the end of the servicing of the interrupt request. When the INTC_EOIR_PRC0 is written, the priority last pushed on the LIFO is popped into the INTC_CPR_PRC0 register. An exception case in hardware vector mode to this behavior is described in [Section 32.2.1.2, Hardware vector mode](#).

Although this is a read/write register, writes are not displayed, and reads are always 0. The values and size of data written to the INTC_EOIR_PRC0 are ignored. Values and sizes written to this register neither update the INTC_EOIR_PRC0 contents or affect whether the LIFO pops.

To ensure future compatibility, write four bytes of all 0s to the INTC_EOIR_PRC0.

32.3.2.5 INTC Software Set/Clear Interrupt Registers (INTC_SSCIR0_3 and INTC_SSCIR4_7)

The INTC Software Set/Clear Interrupt Registers (INTC_SSCIR0_3 and INTC_SSCIR4_7) support the setting or clearing of software settable interrupt request. These registers contain eight independent sets of bits to set and clear a corresponding flag bit by software. With the exception of being set by software, this flag bit behaves the same as a flag bit set within a peripheral. This flag bit generates an interrupt request within the INTC just like a peripheral interrupt request. Writing a 1 to SET_x leaves SET_x unchanged at 0, but sets the corresponding CLR_x. Writing a 0 to SET_x has no effect. CLR_x is the flag bit. Writing a 1 to CLR_x clears it. Writing a 0 to CLR_x has no effect. If a 1 is written to a pair SET_x and CLR_x bits at the same time, CLR_x is asserted, regardless of whether CLR_x was asserted before the write.

Address: Base + 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	CLR 0	0	0	0	0	0	0	0	CLR 1
W							SET 0	w1c							SET 1	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	CLR 2	0	0	0	0	0	0	0	CLR 3
W							SET 2	w1c							SET 3	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-6. INTC Software Set/Clear Interrupt Register 0–3 (INTC_SSCIR0_3)

Address: Base + 0x0024

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	CLR 4	0	0	0	0	0	0	0	CLR 5
W							SET 4	w1c							SET 5	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	CLR 6	0	0	0	0	0	0	0	CLR 7
W							SET 6	w1c							SET 7	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-7. INTC Software Set/Clear Interrupt Register 4–7 (INTC_SSCIR4_7)

Table 32-6. INTC_SSCIR4_7 field descriptions

Field	Description
SET n	Set Flag bits. Writing a 1 sets the corresponding CLR x bit. Writing a 0 has no effect. Each SET x bit is always read as 0.
CLR n	Clear Flag bits. CLR x is the flag bit. Writing a 1 to CLR x clears it, provided that a 1 is not written simultaneously to its corresponding SET x bit. Writing a 0 to CLR x has no effect. 0 An interrupt request is not pending within the INTC. 1 An interrupt request is pending within the INTC.

32.3.2.6 INTC Priority Select Registers (INTC_PSR0_3—INTC_PSR336)

The Priority Select Registers support the selection of an individual priority for each source of interrupt request. The unique vector of each peripheral or software settable interrupt request determines which INTC_PSR n is assigned to that interrupt request. The software settable interrupts requests 0–7 are assigned vectors 0–7, and their priorities are configured in INTC_PSR0_3 and INTC_PSR4_7, respectively. The peripheral interrupt requests are assigned vectors 8–336, and their priorities are configured in INTC_PSR8 through INTC_PSR336, respectively.

The INTC_PSR4_7 through INTC_PSR328_331 registers follow the same format as shown in Figure 32-8. For address offsets, see Table 32-8.

NOTE

The PRI x field of an INTC_PSR n must not be modified while its corresponding peripheral or software settable interrupt request is asserted.

Address: Base + 0x0040

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PRI0				0	0	0	0	PRI1			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PRI2				0	0	0	0	PRI3			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-8. INTC Priority Select Register 0–3 (INTC_PSR0_3)

For address offsets for registers INTC_PSR4_7 through INTC_PSR328_331, see [Table 32-8](#).

Address: Base + 0x018C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PRI332				0	0	0	0	PRI333			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PRI334				0	0	0	0	PRI335			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-9. INTC Priority Select Register 332–335 (INTC_PSR332_335)

Address: Base + 0x0190

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PRI336				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 32-10. INTC Priority Select Register 336 (INTC_PSR336)

Table 32-7. INTC_PSR0_3—INTC_PSR336 field descriptions

Field	Description
PRIx	Priority Select. PRIx selects the priority for the interrupt requests. Refer to the field values in Table 32-8 .

Table 32-8. INTC Priority Select Register address offsets

INTC_PSR n_n	Offset Address	INTC_PSR n_n	Offset Address	INTC_PSR n_n	Offset Address
INTC_PSR0_3	0x0040	INTC_PSR116_119	0x00B4	INTC_PSR228_231	0x0124
INTC_PSR4_7	0x0044	INTC_PSR120_123	0x00B8	INTC_PSR232_235	0x0128
INTC_PSR8_11	0x0048	INTC_PSR124_127	0x00BC	INTC_PSR236_239	0x012C
INTC_PSR12_15	0x004C	INTC_PSR156_159	0x00DC	INTC_PSR240_243	0x0130
INTC_PSR16_19	0x0050	INTC_PSR160_163	0x00E0	INTC_PSR244_247	0x0134
INTC_PSR20_23	0x0054	INTC_PSR164_167	0x00E4	INTC_PSR248_251	0x0138
INTC_PSR24_27	0x0058	INTC_PSR168_171	0x00E8	INTC_PSR252_255	0x013C
INTC_PSR28_31	0x005C	INTC_PSR140_143	0x00CC	INTC_PSR256_259	0x0140
INTC_PSR32_35	0x0060	INTC_PSR144_147	0x00D0	INTC_PSR260_263	0x0144
INTC_PSR36_39	0x0064	INTC_PSR148_151	0x00D4	INTC_PSR264_267	0x0148
INTC_PSR40_43	0x0068	INTC_PSR152_155	0x00D8	INTC_PSR268_271	0x014C
INTC_PSR44_47	0x006C	INTC_PSR156_159	0x00DC	INTC_PSR272_275	0x0150
INTC_PSR48_51	0x0070	INTC_PSR160_163	0x00E0	INTC_PSR276_279	0x0154
INTC_PSR52_55	0x0074	INTC_PSR164_167	0x00E4	INTC_PSR280_283	0x0158
INTC_PSR56_59	0x0078	INTC_PSR168_171	0x00E8	INTC_PSR284_287	0x015C
INTC_PSR60_63	0x007C	INTC_PSR172_175	0x00EC	INTC_PSR288_291	0x0160
INTC_PSR64_67	0x0080	INTC_PSR176_179	0x00F0	INTC_PSR292_295	0x0164
INTC_PSR68_71	0x0084	INTC_PSR180_183	0x00F4	INTC_PSR296_299	0x0168
INTC_PSR72_75	0x0088	INTC_PSR184_187	0x00F8	INTC_PSR300_303	0x016C
INTC_PSR76_79	0x008C	INTC_PSR188_191	0x00FC	INTC_PSR304_307	0x0170
INTC_PSR80_83	0x0090	INTC_PSR192_195	0x0100	INTC_PSR308_311	0x0174
INTC_PSR84_87	0x0094	INTC_PSR196_199	0x0104	INTC_PSR312_315	0x0178
INTC_PSR88_91	0x0098	INTC_PSR200_203	0x0108	INTC_PSR316_319	0x017C
INTC_PSR92_95	0x009C	INTC_PSR204_207	0x010C	INTC_PSR320_323	0x0180
INTC_PSR96_99	0x00A0	INTC_PSR208_211	0x0100	INTC_PSR324_327	0x0184
INTC_PSR100_103	0x00A4	INTC_PSR212_215	0x0114	INTC_PSR328_331	0x0188
INTC_PSR104_107	0x00A8	INTC_PSR216_219	0x0118	INTC_PSR332_335	0x018C
INTC_PSR108_111	0x00AC	INTC_PSR220_223	0x011C	INTC_PSR336	0x0190
INTC_PSR112_115	0x00B0	INTC_PSR224_227	0x0120		

32.4 Functional description

The functional description involves the areas of interrupt request sources, priority management, and handshaking with the processor. In addition, spaces in the memory map have been reserved for other possible implementations of the INTC.

32.4.1 Interrupt request sources

The INTC has two types of interrupt requests, peripheral and software settable. These interrupt requests can assert on any clock cycle.

The INTC has no spurious vector support. Therefore, if an asserted peripheral or software settable interrupt request whose PRI_x value in the $INTC_PSR_{x_x}$ register is higher than the PRI value in the $INTC_CPR_PRC0$ register negates before the interrupt request to the processor for that peripheral or software settable interrupt request is acknowledged, the interrupt request to the processor still can assert or will remain asserted for that peripheral or software settable interrupt request. In this case, the interrupt vector will correspond to that peripheral or software settable interrupt request. Also, the PRI value in the $INTC_CPR_PRC0$ will be updated with the corresponding PRI_x value in $INTC_PSR_{x_x}$.

Furthermore, clearing the peripheral interrupt request's enable bit in the peripheral or, alternatively, setting its mask bit has the same consequences as clearing its flag bit. Setting its enable bit or clearing its mask bit while its flag bit is asserted has the same effect on the INTC as an interrupt event setting the flag bit.

32.4.1.1 Peripheral interrupt requests

An interrupt event in a peripheral's hardware sets a flag bit that resides in that peripheral. The interrupt request from the peripheral is driven by that flag bit.

The time from when the peripheral starts to drive its peripheral interrupt request to the INTC to the time that the INTC starts to drive the interrupt request to the processor is three clocks.

32.4.1.2 Software settable interrupt requests

An interrupt request is triggered by software by writing a 1 to a SET_x bit in the $INTC_SSCIR_{x_x}$ register. This write sets the corresponding CLR_x flag bit, resulting in the interrupt request. The interrupt request is cleared by writing a 1 to the CLR_x bit.

The time from the write to the SET_x bit to the time that the INTC starts to drive the interrupt request to the processor is four clocks.

32.4.1.3 Unique vector for each interrupt request source

Each peripheral and software settable interrupt request is assigned a hardwired unique 9-bit vector. Software settable interrupts 0–7 are assigned vectors 0–7, respectively. The peripheral interrupt requests are assigned vectors 8 to as high as needed to cover all of the peripheral interrupt requests.

32.4.2 Priority management

The asserted interrupt requests are compared to each other based on their PRI_x values set in the $INTC_PSR_x_x$ register. The result of that comparison also is compared to PRI_x in the associated $INTC_CPR_PRC0$ register. The results of those comparisons are used to manage the priority of the ISR being executed by the associated processor. The associated LIFO also assists in managing that priority.

32.4.2.1 Current priority and preemption

The priority arbitrator, selector, encoder, and comparator subblocks shown in [Figure 32-1](#) are used to compare the priority of the asserted interrupt requests to the current priority. If the priority of any asserted peripheral or software settable interrupt request is higher than the current priority for a given processor, then the interrupt request to the processor is asserted. Also, a unique vector for the preempting peripheral or software settable interrupt request is generated for the associated $INTC_IACKR_PRC0$ register, and if in hardware vector mode, for the interrupt vector provided to the processor.

32.4.2.1.1 Priority arbitrator subblock

The priority arbitrator subblock for each processor compares all the priorities of all of the asserted interrupt requests assigned to that processor, both peripheral and software settable. The output of the priority arbitrator subblock is the highest of those priorities assigned to a given processor. Also, any interrupt requests that have this highest priority are output as asserted interrupt requests to the associated request selector subblock.

32.4.2.1.2 Request selector subblock

If only one interrupt request from the associated priority arbitrator subblock is asserted, then it is passed as asserted to the associated vector encoder subblock. If multiple interrupt requests from the associated priority arbitrator subblock are asserted, then only the one with the lowest vector is passed as asserted to the associated vector encoder subblock. The lower vector is chosen regardless of the time order of the assertions of the peripheral or software settable interrupt requests.

32.4.2.1.3 Vector encoder subblock

The vector encoder subblock generates the unique 9-bit vector for the asserted interrupt request from the request selector subblock for the associated processor.

32.4.2.1.4 Priority comparator subblock

The priority comparator subblock compares the highest priority output from the associated priority arbitrator subblock with PRI in the associated $INTC_CPR_PRC0$. If the priority comparator subblock detects that this highest priority is higher than the current priority, then it asserts the interrupt request to the associated processor. This interrupt request to the processor asserts whether this highest priority is raised above the value of PRI in the associated $INTC_CPR_PRC0$, or the PRI value in the associated $INTC_CPR_PRC0$ is lowered below this highest priority. This highest priority then becomes the new priority, which is written to PRI in the associated $INTC_CPR_PRC0$ when the interrupt request to the processor is acknowledged. Interrupt requests whose PRI_x in $INTC_PSR_x_x$ are zero will not cause a preemption because their PRI_x will not be higher than PRI in the associated $INTC_CPR_PRC0$.

32.4.2.2 LIFO

The LIFO stores the preempted PRI values from the associated INTC_CPR_PRC0. Therefore, because these priorities are stacked within the INTC, if interrupts need to be enabled during the ISR, at the beginning of the interrupt exception handler the PRI value in the associated INTC_CPR_PRC0 does not need to be loaded from the associated INTC_CPR_PRC0 and stored onto the context stack. Likewise at the end of the interrupt exception handler, the priority does not need to be loaded from the context stack and stored into the associated INTC_CPR_PRC0.

The PRI value in the associated INTC_CPR_PRC0 is pushed onto the LIFO when the associated INTC_IACKR_PRC0 is read in software vector mode or the interrupt acknowledge signal from the associated processor is asserted in hardware vector mode. The priority is popped into PRI in the associated INTC_CPR_PRC0 whenever the associated INTC_EOIR_PRC0 is written. An exception case in hardware vector mode to this behavior is described in [Section 32.2.1.2, Hardware vector mode](#).

Although the INTC supports 16 priorities, an ISR executing with PRI in the INTC_CPR_PRC0 equal to 15 will not be preempted. Therefore, the LIFO supports the stacking of 15 priorities. However, the LIFO is only 14 entries deep. An entry for a priority of 0 is not needed because of how pushing onto a full LIFO and popping an empty LIFO are treated. If the LIFO is pushed 15 or more times than it is popped, the priorities first pushed are overwritten. A priority of 0 would be an overwritten priority. However, the LIFO will pop 0s if it is popped more times than it is pushed. Therefore, although a priority of 0 was overwritten, it is regenerated with the popping of an empty LIFO.

The LIFO is not memory-mapped.

32.4.3 Handshaking with processor

32.4.3.1 Software vector mode handshaking

32.4.3.1.1 Acknowledging interrupt request to processor

A timing diagram of the interrupt request and acknowledge handshaking in software vector mode, along with the handshaking near the end of the interrupt exception handler, is shown in [Figure 32-11](#). The INTC examines the peripheral and software settable interrupt requests. When it finds an asserted peripheral or software settable interrupt request with a higher priority than PRI in the associated INTC_CPR_PRC0 register, it asserts the interrupt request to the associated processor. The INTVEC field in the associated INTC_IACKR_PRC0 register is updated with the preempting interrupt request's vector when the interrupt request to the processor is asserted. The INTVEC field retains that value until the next time the interrupt request to the processor is asserted. The rest of the handshaking is described in [Section 32.2.1.1, Software vector mode](#).

32.4.3.1.2 End of interrupt exception handler

Before the interrupt exception handling completes, the INTC_EOIR_PRC0 register must be written. When it is written, the associated LIFO is popped so that the preempted priority is restored into PRI of the associated INTC_CPR_PRC0. Before it is written, the peripheral or software settable flag bit must be cleared so that the peripheral or software settable interrupt request is negated.

NOTE

A store to clear the peripheral or software settable interrupt flag bit that closely precedes the store to the INTC_EOIR_PRC0 or INTC_EOIR_PRC1 can result in that peripheral or software settable interrupt request being serviced again. To prevent this, execute a Power Architecture ISYNC, MSYNC, or MBAR instruction before the store to the INTC_EOIR_PRC0 as shown in [Section Example 32-1., Software vector mode.](#)

When returning from the preemption, the INTC does not search for the peripheral or software settable interrupt request whose ISR was preempted. Depending on how much the ISR progressed, that interrupt request may no longer even be asserted. When PRI in the associated INTC_CPR_PRC0 is lowered to the priority of the preempted ISR, the interrupt request for the preempted ISR or any other asserted peripheral or software settable interrupt request at or below that priority will not cause a preemption. Instead, after the restoration of the preempted context, the processor will return to the instruction address that it was to next execute before it was preempted. This next instruction is part of the preempted ISR or the interrupt exception handler's prolog or epilog.




Figure 32-11. Software vector mode handshaking timing diagram

32.4.3.2 Hardware vector mode handshaking

A timing diagram of the interrupt request and acknowledge handshaking in hardware vector mode, along with the handshaking near the end of the interrupt exception handler, is shown in [Figure 32-12](#). As in software vector mode, the INTC examines the peripheral and software settable interrupt requests, and when it finds an asserted one with a higher priority than PRI in the associated INTC_CPR_PRC0, it asserts the interrupt request to the associated processor. The INTVEC field in the associated INTC_IACKR_PRC0 is updated with the preempting peripheral or software settable interrupt request's

vector when the interrupt request to the processor is asserted. The INTVEC field retains that value until the next time the interrupt request to the associated processor is asserted. In addition, the value of the interrupt vector to the associated processor matches the value of the INTVEC field in the associated INTC_IACKR_PRC0. The rest of the handshaking is described in [Section 32.2.1.2, Hardware vector mode](#).

The handshaking near the end of the interrupt exception handler, that is the writing to the associated INTC_EOIR_PRC0, is the same as in software vector mode. Refer to [Section 32.4.3.1.2, End of interrupt exception handler](#).




Figure 32-12. Hardware vector mode handshaking timing diagram

32.5 Initialization/application information

32.5.1 Initialization flow

After exiting reset, all of the PRI_x and PRC_SEL_x fields in the INTC_PSR0_3—INTC_PSR336 registers are 0, and PRI in the INTC_CPR_PRC0 register is 0xF. These reset values prevent the INTC from asserting the interrupt request to the processors. In addition, interrupts can be enabled or masked via the interrupts control registers located inside the peripherals. An initialization sequence for allowing the peripheral and software settable interrupt requests to cause an interrupt request to the processor is:

```

interrupt_request_initialization:
configure VTES_PRC0 and HVEN_PRC0 in INTC_BCR
configure VTBA_PRC0 in INTC_IACKR_PRC0
raise the PRIx fields to the desired processor in INTC_PSRx_x
set the enable bits or clear the mask bits for the peripheral interrupt requests
lower PRI in INTC_CPR_PRC0 to zero
    
```

enable processor recognition of interrupts

32.5.2 Interrupt exception handler

These example interrupt exception handlers use Power Architecture assembly code.

Example 32-1. Software vector mode

```

interrupt_exception_handler:
code to save SRR0 and SRR1

lis      r3,hi(INTC_IACKR_PRC0)    # form INTC_IACKR_PRC0 address
ori      r3,r3,lo(INTC_IACKR_PRC0)
lwz      r3,0x0(r3)                # load INTC_IACKR_PRC0, which clears request to processor
lwz      r3,0x0(r3)                # load address of ISR from vector table

code to enable processor recognition of interrupts and save context required by EABI

mtlr     r3                        # move INTC_IACKR_PRC0 contents into link register
blrl     # branch to ISR; link register updated with epilog
# address

epilog:
lis      r3,hi(INTC_EOIR_PRC0)    # form INTC_EOIR_PRC0 address
ori      r3,r3,lo(INTC_EOIR_PRC0)
li       r4,0x0                   # form 0 to write to INTC_EOIR_PRC0
stw      r4,0x0(r3)              # store to INTC_EOIR_PRC0, informing INTC to lower priority

code to restore context required by EABI and disable processor recognition of interrupts
code to restore SRR0 and SRR1

rfi

vector_table_base_address:
address of ISR for interrupt with vector 0
address of ISR for interrupt with vector 1
.
.
.
address of ISR for interrupt with vector 510
address of ISR for interrupt with vector 511

ISRx:
code to service the interrupt event
code to clear flag bit which drives interrupt request to INTC

blr                                     # return to epilog

```

This interrupt exception handler is useful with processor and system bus implementations that support a hardware vector. This example assumes that each `interrupt_exception_handlerx` only has space for four instructions, and therefore a branch to `interrupt_exception_handler_continuedx` is needed.

Example 32-2. Hardware vector mode

```

interrupt_exception_handlerx:
b      interrupt_exception_handler_continuedx# 4 instructions available, branch to continue

interrupt_exception_handler_continuedx:
code to save SRR0 and SRR1
code to enable processor recognition of interrupts and save context required by EABI

bl     ISRx                # branch to ISR for interrupt with vector x

epilog:
lis    r3,hi(INTC_EOIR_PRC0) # form INTC_EOIR_PRC0 address
ori    r3,r3,lo(INTC_EOIR_PRC0)
li     r4,0x0              # form 0 to write to INTC_EOIR_PRC0
stw    r4,0x0(r3)         # store to INTC_EOIR_PRC0, informing INTC to lower priority

code to restore context required by EABI and disable processor recognition of interrupts
code to restore SRR0 and SRR1

rfi

ISRx:
code to service the interrupt event
code to clear flag bit which drives interrupt request to INTC

blr                    # branch to epilog

```

32.5.3 ISR, RTOS, and task hierarchy

The RTOS and all of the tasks under its control typically execute with PRI in the INTC_CPR_PRC0 register having a value of 0. The RTOS executes the tasks according to whatever priority scheme that it may have, but that priority scheme is independent and has a lower priority of execution than the priority scheme of the INTC. In other words, the ISRs execute above INTC_CPR_PRC0 priority 0 and outside the control of the RTOS, the RTOS executes at INTC_CPR_PRC0 priority 0, and while the tasks execute at different priorities under the control of the RTOS, they also execute at INTC_CPR_PRC0 priority 0.

If a task shares a resource with an ISR and the PCP is being used to manage that shared resource, then the task's priority can be elevated in the INTC_CPR_PRC0 while the shared resource is being accessed.

An ISR whose PRL_x in the INTC_PSR_{x_x} register has a value of 0 will not cause an interrupt request to the selected processor, even if its peripheral or software settable interrupt request is asserted. For a peripheral interrupt request, not setting its enable bit or disabling the mask bit will cause it to remain negated, which consequently also will not cause an interrupt request to the processor. Since the ISRs are outside the control of the RTOS, this ISR will not run unless called by another ISR or the interrupt exception handler, perhaps after executing another ISR.

32.5.4 Order of execution

An ISR with a higher priority can preempt an ISR with a lower priority, regardless of the unique vectors associated with each of their peripheral or software settable interrupt requests. However, if multiple peripheral or software settable interrupt requests are asserted, more than one has the highest priority, and that priority is high enough to cause preemption, the INTC selects the one with the lowest unique vector regardless of the order in time that they asserted. However, the ability to meet deadlines with this scheduling scheme is no less than if the ISRs execute in the time order that their peripheral or software settable interrupt requests asserted.

The example in [Table 32-9](#) shows the order of execution of both ISRs with different priorities and the same priority.

Table 32-9. Order of ISR execution example

Step #	Step Description	Code executing at end of step						PRI in INTC_CPR at end of step
		RTOS	ISR108 ¹	ISR208	ISR308	ISR408	interrupt exception handler	
	RTOS at priority 0 is executing.	X						0
	Peripheral interrupt request 100 at priority 1 asserts. Interrupt taken.		X					1
	Peripheral interrupt request 400 at priority 4 is asserts. Interrupt taken.					X		4
	Peripheral interrupt request 300 at priority 3 is asserts.					X		4
	Peripheral interrupt request 200 at priority 3 is asserts.					X		4
	ISR408 completes. Interrupt exception handler writes to INTC_EOIR_PRC0.						X	1
	Interrupt taken. ISR208 starts to execute, even though peripheral interrupt request 300 asserted first.			X				3
	ISR208 completes. Interrupt exception handler writes to INTC_EOIR_PRC0.						X	1
	Interrupt taken. ISR308 starts to execute.				X			3
	ISR308 completes. Interrupt exception handler writes to INTC_EOIR_PRC0.						X	1
	ISR108 completes. Interrupt exception handler writes to INTC_EOIR_PRC0.						X	0
	RTOS continues execution.	X						0

NOTES:

¹ ISR108 executes for peripheral interrupt request 100 because the first eight ISRs are for software settable interrupt requests.

32.5.5 Priority ceiling protocol

32.5.5.1 Elevating priority

The PRI field in the INTC_CPR_PRC0 register is elevated in the OSEK PCP to the ceiling of all of the priorities of the ISRs that share a resource. This protocol therefore allows coherent accesses of the ISRs to that shared resource.

For example, ISR1 has a priority of 1, ISR2 has a priority of 2, and ISR3 has a priority of 3. They all share the same resource. Before ISR1 or ISR2 can access that resource, they must raise the PRI value in INTC_CPR_PRCx to 3, the ceiling of all of the ISR priorities. After they release the resource, they must lower the PRI value in INTC_CPR_PRCx to prevent further priority inversion. If they do not raise their priority, then ISR2 can preempt ISR1, and ISR3 can preempt ISR1 or ISR2, possibly corrupting the shared resource. Another possible failure mechanism is deadlock if the higher priority ISR needs the lower priority ISR to release the resource before it can continue, but the lower priority ISR cannot release the resource until the higher priority ISR completes and execution returns to the lower priority ISR.

Using the PCP instead of disabling processor recognition of all interrupts reduces the priority inversion time when accessing a shared resource. For example, while ISR3 cannot preempt ISR1 while it is accessing the shared resource, all of the ISRs with a priority higher than 3 can preempt ISR1.

32.5.5.2 Ensuring coherency

Non-coherent accesses to a shared resource can occur. As an example, ISR1 and ISR2 both share a resource. ISR1 has a lower priority than ISR2. ISR1 is executing, and it writes to the INTC_CPR_PRC0. The instruction following this store is a store to a value in a shared coherent data block. Either just before or at the same time as the first store, the INTC asserts the interrupt request to the processor because the peripheral interrupt request for ISR2 has asserted. As the processor is responding to the interrupt request from the INTC, and as it is aborting transactions and flushing its pipeline, it is possible that both of these stores will be executed. ISR2 thereby thinks that it can access the data block coherently, but the data block has been corrupted.

OSEK uses the GetResource and ReleaseResource system services to manage access to a shared resource. To prevent this corruption of a coherent data block, modifications to PRI in INTC_CPR_PRC0 can be made by those system services with the code sequence:

```
GetResource:
raise PRI
mbar
isync
ReleaseResource:
mbar
lower PRI
```

32.5.6 Selecting priorities according to request rates and deadlines

The selection of the priorities for the ISRs can be made using Rate Monotonic Scheduling (RMS) or a superset of it, Deadline Monotonic Scheduling (DMS). In RMS, the ISRs that have higher request rates have higher priorities. In DMS, if the deadline is before the next time the ISR is requested, then the ISR is assigned a priority according to the time from the request for the ISR to the deadline, not from the time of the request for the ISR to the next request for it.

For example, ISR1 executes every 100 μ s, ISR2 executes every 200 μ s, and ISR3 executes every 300 μ s. ISR1 has a higher priority than ISR2 that has a higher priority than ISR3. However, if ISR3 has a deadline of 150 μ s, then it has a higher priority than ISR2.

The INTC has 16 priorities, which could be much less than the number of ISRs. In this case, the ISRs should be grouped with other ISRs that have similar deadlines. For example, a priority could be allocated

for every time the request rate doubles. ISRs with request rates around 1 ms would share a priority, ISRs with request rates around 500 μ s would share a priority, ISRs with request rates around 250 μ s would share a priority, etc. With this approach, a range of ISR request rates of 2^{16} could be covered, regardless of the number of ISRs.

Reducing the number of priorities does cause some priority inversion, which reduces the processor's ability to meet its deadlines. However, reducing the number of priorities can reduce the size and latency through the interrupt controller. It also allows easier management of ISRs with similar deadlines that share a resource. They can be placed at the same priority without any further priority inversion, and they do not need to use the PCP to access the shared resource.

32.5.7 Software settable interrupt requests

The software settable interrupt requests can be used in two ways. They can be used to schedule a lower priority portion of an ISR and for processors to interrupt other processors in a multiple processor system.

32.5.7.1 Scheduling a lower priority portion of an ISR

A portion of an ISR needs to be executed at the PRI_x value in the $INTC_PSR0x_x$ register, which becomes the PRI value in either $INTC_CPR_PRC0$ register with the interrupt acknowledge. The ISR, however, can have a portion of it that does not need to be executed at this higher priority. Therefore, executing this later portion that does not need to be executed at this higher priority can block the execution of ISRs that do not have a higher priority than the earlier portion of the ISR but do have a higher priority than what the later portion of the ISR needs. This priority inversion reduces the processor's ability to meet its deadlines.

One option is for the ISR to complete the earlier higher priority portion, but then schedule through the RTOS a task to execute the later lower priority portion. However, some RTOSs can require a large amount of time for an ISR to schedule a task. Therefore, a second option is for the ISR, after completing the higher priority portion, to set a SET_x bit in the $INTC_SSCIR0_3$ or the $INTC_SSCIR4_7$ register. Writing a 1 to SET_x causes a software settable interrupt request. This software settable interrupt request, which usually will have a lower PRI_x value in the $INTC_PSRx_x$, therefore will not cause priority inversion.

32.5.7.2 Scheduling an ISR on another processor

Since the SET_x bits in the $INTC_SSCIRx_x$ are memory mapped, processors in multiple processor systems can schedule ISRs on the other processors. One application is that one processor wants to command another processor to perform a piece of work, and the initiating processor does not need to use the results of that work. If the initiating processor is concerned that processor executing the software settable ISR has not completed the work before asking it to again execute that ISR, it can check if the corresponding CLR_x bit in $INTC_SSCIRx_x$ is asserted before again writing a 1 to the SET_x bit.

Another application is the sharing of a block of data. For example, a first processor has completed accessing a block of data and wants a second processor to then access it. Furthermore, after the second processor has completed accessing the block of data, the first processor again wants to access it. The accesses to the block of data must be done coherently. The procedure is that the first processor writes a 1 to a SET_x bit on the second processor. The second processor, after accessing the block of data, clears the

corresponding CLR_x bit and then writes 1 to a SET_x bit on the first processor, informing it that it now can access the block of data.

32.5.8 Lowering priority within an ISR

In implementations without the software settable interrupt requests in the INTC_SSCIR0_3 or INTC_SSCIR4_7 register, the only other way besides scheduling a task through an RTOS to not have priority inversion with an ISR whose work spans multiple priorities as described in [Section 32.5.7.1, Scheduling a lower priority portion of an ISR](#), is to lower the current priority. However, the INTC has a LIFO whose depth is determined by the number of priorities.

NOTE

Lowering the PRI value in either INTC_CPR_PRC0 register within an ISR to below the ISR's corresponding PRI value in the INTC_PSR_{x_x} register allows more preemptions than the depth of the LIFO can support.

Therefore, the INTC does not support lowering the current priority within an ISR as a way to avoid priority inversion.

32.5.9 Negating an interrupt request outside of its ISR

32.5.9.1 Negating an interrupt request as a side effect of an ISR

Some peripherals have flag bits that can be cleared as a side effect of servicing a peripheral interrupt request. For example, reading a specific register can clear the flag bits, and consequently their corresponding interrupt requests too. This clearing as a side effect of servicing a peripheral interrupt request can cause the negation of other peripheral interrupt requests besides the peripheral interrupt request whose ISR presently is executing. This negating of a peripheral interrupt request outside of its ISR can be a desired effect.

32.5.9.2 Negating multiple interrupt requests in one ISR

An ISR can clear other flag bits besides its own flag bit. One reason that an ISR clears multiple flag bits is because it serviced those other flag bits, and therefore the ISRs for these other flag bits do not need to be executed.

32.5.9.3 Proper setting of interrupt request priority

Whether an interrupt request negates outside of its own ISR due to the side effect of an ISR execution or the intentional clearing a flag bit, the priorities of the peripheral or software settable interrupt requests for these other flag bits must be selected properly. Their PRI_x values in the INTC_PSR_{x_x} registers must be selected to be at or lower than the priority of the ISR that cleared their flag bits. Otherwise, those flag bits still can cause the interrupt request to the processor to assert. Furthermore, the clearing of these other flag bits also has the same timing relationship to the writing to the INTC_SSCIR0_3 or the INTC_SSCIR4_7 register as the clearing of the flag bit that caused the present ISR to be executed. Refer to [Section 32.4.3.1.2, End of interrupt exception handler](#).

A flag bit whose enable bit or mask bit is negating its peripheral interrupt request can be cleared at any time, regardless of the peripheral interrupt request's PRLx value in INTC_PSRx_x.

32.5.10 Examining LIFO contents

In normal mode, the user does not need to know the contents of the LIFO. He may not even know how deeply the LIFO is nested. However, if he should want to read the contents, such as in debug mode, they are not memory mapped. The contents still can be read by popping the LIFO and reading the PRI field in either [Section 32.3.2.2, INTC Current Priority Register for Processor 0 \(INTC_CPR_PRC0\)](#). The code sequence is:

```
pop_lifo:
store to INTC_EOIR_PRC0
load INTC_CPR_PRC0, examine PRI, and store onto stack
if PRI is not zero or value when interrupts were enabled, branch to pop_lifo
```

When the examination is complete, the LIFO can be restored using this code sequence:

```
push_lifo:
load stacked PRI value and store to INTC_CPR_PRCx
load INTC_IACKR_PRC0
if stacked PRI values are not depleted, branch to push_lifo
```

32.6 Interrupt sources

[Table 32-10](#) defines the interrupt sources for interrupt controller INTC_0 and INTC_1. Interrupts generated by on-platform peripherals are routed to their own interrupt controller only. Interrupts generated by off-platform peripherals are routed to both interrupt controllers.

In Decoupled Parallel Mode (DPM), the interrupt load can be distributed to both cores by assigning different interrupt levels (interrupt level 0 to effectively disable an IRQ) to the same source at each interrupt controller.

Table 32-10. Interrupt sources for INTC_0 and INTC_1

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
Section B (On-Platform Peripherals)					
0	0x0000	16	Software settable flag 0	INTC_0 (Software)	INTC_1 (Software)
1	0x0010	16	Software settable flag 1	INTC_0 (Software)	INTC_1 (Software)
2	0x0020	16	Software settable flag 2	INTC_0 (Software)	INTC_1 (Software)
3	0x0030	16	Software settable flag 3	INTC_0 (Software)	INTC_1 (Software)
4	0x0040	16	Software settable flag 4	INTC_0 (Software)	INTC_1 (Software)
5	0x0050	16	Software settable flag 5	INTC_0 (Software)	INTC_1 (Software)
6	0x0060	16	Software settable flag 6	INTC_0 (Software)	INTC_1 (Software)
7	0x0070	16	Software settable flag 7	INTC_0 (Software)	INTC_1 (Software)
8	0x0080	16	Not used		

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
9	0x0090	16	Platform Flash Bank 0 Abort Platform Flash Bank 0 Stall Platform Flash Bank 1 Abort Platform Flash Bank 1 Stall Platform Flash Bank 2 Abort Platform Flash Bank 2 Stall Platform Flash Bank 3 Abort Platform Flash Bank 3 Stall	ECSM_0	ECSM_1 ¹
10	0x00A0	16	Combined Error	DMA_0	DMA_1
11	0x00B0	16	Channel 0	DMA_0	DMA_1
12	0x00C0	16	Channel 1	DMA_0	DMA_1
13	0x00D0	16	Channel 2	DMA_0	DMA_1
14	0x00E0	16	Channel 3	DMA_0	DMA_1
15	0x00F0	16	Channel 4	DMA_0	DMA_1
16	0x0100	16	Channel 5	DMA_0	DMA_1
17	0x0110	16	Channel 6	DMA_0	DMA_1
18	0x0120	16	Channel 7	DMA_0	DMA_1
19	0x0130	16	Channel 8	DMA_0	DMA_1
20	0x0140	16	Channel 9	DMA_0	DMA_1
21	0x0150	16	Channel 10	DMA_0	DMA_1
22	0x0160	16	Channel 11	DMA_0	DMA_1
23	0x0170	16	Channel 12	DMA_0	DMA_1
24	0x0180	16	Channel 13	DMA_0	DMA_1
25	0x0190	16	Channel 14	DMA_0	DMA_1
26	0x01A0	16	Channel 15	DMA_0	DMA_1
27	0x01B0	16	Not used		
28	0x01C0	16	SWT Timeout	SSWT_0	
29	0x01D0	16	SWT Timeout	SSWT_1	
30	0x01E0	16	Match on channel 0	STM_0	STM_1
31	0x01F0	16	Match on channel 1	STM_0	STM_1
32	0x0200	16	Match on channel 2	STM_0	STM_1
33	0x0210	16	Match on channel 3	STM_0	STM_1
34	0x0220	16	Not used		
35	0x0230	16	ECC_PlatformFlash_ noncorrectable error ECC_PlatformRAM_ noncorrectable error	ECSM_0	ECSM_1 ¹

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
36	0x0240	16	ECC_PlatformFlash_1bit_correction ECC_PlatformRAM_1bit_correction	ECSM_0	ECSM_1 ¹
37	0x0250	16	Master0 Snoop ipi_int	PCU ²	-
			Master1 Snoop ipi_int	-	PCU ²
Section C (Off-Platform Peripherals)					
38	0x0260	16	Not used		
39	0x0270	16	Not used		
40	0x0280	16	Not used		
41	0x0290	16	SIU External IRQ_0	SIUL	
42	0x02A0	16	SIU External IRQ_1	SIUL	
43	0x02B0	16	SIU External IRQ_2	SIUL	
44	0x02C0	16	SIU External IRQ_3	SIUL	
45	0x02D0	16	Not used		
46	0x02E0	16	Not used		
47	0x02F0	16	Not used		
48	0x0300	16	Not used		
49	0x0310	16	Not used		
MC_ME and MC_RGM					
50	0x0320	16	Not used		
51	0x0330	16	Safe Mode Interrupt	MC_ME	MC_ME
52	0x0340	16	Mode Transition Interrupt	MC_ME	MC_ME
53	0x0350	16	Invalid Mode Interrupt	MC_ME	MC_ME
54	0x0360	16	Invalid Mode Configuration	MC_ME	MC_ME
55	0x0370	16	Not used		
56	0x0380	16	Functional and destructive reset alternate event interrupt (ipi_int)	MC_RGM	MC_RGM
XOSC					
57	0x0390	16	XOSC counter expired (ipi_int_osc)	XOSC	XOSC
PIT					
58	0x03A0	16	Not used		
59	0x03B0	16	PITimer Channel 0	PIT	PIT
60	0x03C0	16	PITimer Channel 1	PIT	PIT
61	0x03D0	16	PITimer Channel 2	PIT	PIT
ADC_0					

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
62	0x03E0	16	ADC_EOC	ADC_0	
63	0x03F0	16	ADC_ER	ADC_0	
64	0x0400	16	ADC_WD	ADC_0	
FlexCAN_0					
65	0x0410	16	FLEXCAN_ESR[ERR_INT]	FlexCAN_0	FlexCAN_0
66	0x0420	16	FLEXCAN_ESR_BOFF FLEXCAN_Transmit_Warning FLEXCAN_Receive_Warning	FlexCAN_0	FlexCAN_0
67	0x0430	16	Reserved FLEXCAN_ESR_WAK	FlexCAN_0	FlexCAN_0
68	0x0440	16	FLEXCAN_BUF_00_03	FlexCAN_0	FlexCAN_0
69	0x0450	16	FLEXCAN_BUF_04_07	FlexCAN_0	FlexCAN_0
70	0x0460	16	FLEXCAN_BUF_08_11	FlexCAN_0	FlexCAN_0
71	0x0470	16	FLEXCAN_BUF_12_15	FlexCAN_0	FlexCAN_0
72	0x0480	16	FLEXCAN_BUF_16_31	FlexCAN_0	FlexCAN_0
73	0x0490	16	Not used		
DSPI_0					
74	0x04A0	16	DSPI_SR[TFUF] DSPI_SR[RFOF]	DSPI_0	DSPI_0
75	0x04B0	16	DSPI_SR[EOQF]	DSPI_0	DSPI_0
76	0x04C0	16	DSPI_SR[TFFF]	DSPI_0	DSPI_0
77	0x04D0	16	DSPI_SR[TCF]	DSPI_0	DSPI_0
78	0x04E0	16	DSPI_SR[RFDF]	DSPI_0	DSPI_0
LINFlex_0					
79	0x04F0	16	LINFlex_RXI	LINFlex_0	LINFlex_0
80	0x0500	16	LINFlex_TXI	LINFlex_0	LINFlex_0
81	0x0510	16	LINFlex_ERR	LINFlex_0	LINFlex_0
ADC_1					
82	0x0520	16	ADC_EOC	ADC_1	
83	0x0530	16	ADC_ER	ADC_1	
84	0x0540	16	ADC_WD	ADC_1	
FlexCAN_1					
85	0x0550	16	FLEXCAN_ESR[ERR_INT]	FlexCAN_1	FlexCAN_1
86	0x0560	16	FLEXCAN_ESR_BOFF FLEXCAN_Transmit_Warning FLEXCAN_Receive_Warning	FlexCAN_1	FlexCAN_1

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
87	0x0570	16	Reserved FLEXCAN_ESR_WAK		
88	0x0580	16	FLEXCAN_BUF_00_03	FlexCAN_1	FlexCAN_1
89	0x0590	16	FLEXCAN_BUF_04_07	FlexCAN_1	FlexCAN_1
90	0x05A0	16	FLEXCAN_BUF_08_11	FlexCAN_1	FlexCAN_1
91	0x05B0	16	FLEXCAN_BUF_12_15	FlexCAN_1	FlexCAN_1
92	0x05C0	16	FLEXCAN_BUF_16_31	FlexCAN_1	FlexCAN_1
93	0x05D0	16	Not used		
DSPI_1					
94	0x05E0	16	DSPI_SR[TFUF] DSPI_SR[RFOF]	DSPI_1	DSPI_1
95	0x05F0	16	DSPI_SR[EOQF]	DSPI_1	DSPI_1
96	0x0600	16	DSPI_SR[TFFF]	DSPI_1	DSPI_1
97	0x0610	16	DSPI_SR[TCF]	DSPI_1	DSPI_1
98	0x0620	16	DSPI_SR[RFDF]	DSPI_1	DSPI_1
LINFlex_1					
99	0x0630	16	LINFlex_RXI	LINFlex_1	LINFlex_1
100	0x0640	16	LINFlex_TXI	LINFlex_1	LINFlex_1
101	0x0650	16	LINFlex_ERR	LINFlex_1	LINFlex_1
ADC_2					
102	0x0660	16	ADC_EOC		ADC_2
103	0x0670	16	ADC_ER		ADC_2
104	0x0680	16	ADC_WD		ADC_2
FlexCAN_2					
105	0x0690	16	FLEXCAN_ESR[ERR_INT]		FlexCAN_2
106	0x06A0	16	FLEXCAN_ESR_BOFF FLEXCAN_Transmit_Warning FLEXCAN_Receive_Warning		FlexCAN_2
107	0x06B0	16	Not used		
108	0x06C0	16	FLEXCAN_BUF_00_03		FlexCAN_2
109	0x06D0	16	FLEXCAN_BUF_04_07		FlexCAN_2
110	0x06E0	16	FLEXCAN_BUF_08_11		FlexCAN_2
111	0x06F0	16	FLEXCAN_BUF_12_15		FlexCAN_2
112	0x0700	16	FLEXCAN_BUF_16_31		FlexCAN_2
113	0x0710	16	Not used		
DSPI_2					

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
114	0x0720	16	DSPI_SR[TFUF] DSPI_SR[RFOF]	DSPI_2	
115	0x0730	16	DSPI_SR[EOQF]	DSPI_2	
116	0x0740	16	DSPI_SR[TFFF]	DSPI_2	
117	0x0750	16	DSPI_SR[TCF]	DSPI_2	
118	0x0760	16	DSPI_SR[RFDF]	DSPI_2	
LINFlex_2					
119	0x0770	16	LINFlex_RXI	LINFlex_2	
120	0x0780	16	LINFlex_TXI	LINFlex_2	
121	0x0790	16	LINFlex_ERR	LINFlex_2	
LINFlex_3					
122	0x07A0	16	LINFlex_RXI	LINFlex_3	
123	0x07B0	16	LINFlex_TXI	LINFlex_3	
124	0x07C0	16	LINFlex_ERR	LINFlex_3	
IIC_0					
125	0x07D0	16	ipi_int	I2C_0	
IIC_1					
126	0x07E0	16	ipi_int	I2C_1	
PIT					
127	0x07F0	16	PITimer Channel 3	PIT	PIT
128	0x0800	16	Not used		
129	0x0810	16	Not used		
130	0x0820	16	Not used		
FlexRay					
131	0x0830	16	LRNEIF DRNEIF	FlexRay	
132	0x0840	16	LRCEIF DRCEIF	FlexRay	
133	0x0850	16	FNEAIF	FlexRay	
134	0x0860	16	FNEBIF	FlexRay	
135	0x0870	16	WUPIF	FlexRay	
136	0x0880	16	PRIF	FlexRay	
137	0x0890	16	CHIF	FlexRay	
138	0x08A0	16	TBIF	FlexRay	
139	0x08B0	16	RBIF	FlexRay	
140	0x08C0	16	MIF	FlexRay	

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
EMIOS_0					
141	0x08D0	16	Reserve FLAG[0]	EMIOS_0	
142	0x08E0	16	Reserve FLAG[1]	EMIOS_0	
143	0x08F0	16	Reserve FLAG[2]	EMIOS_0	
144	0x0900	16	Reserve FLAG[3]	EMIOS_0	
145	0x0910	16	Reserve FLAG[4]	EMIOS_0	
146	0x0920	16	Reserve FLAG[5]	EMIOS_0	
147	0x0930	16	Reserve FLAG[6]	EMIOS_0	
148	0x0940	16	Reserve FLAG[7]	EMIOS_0	
149	0x0950	16	Reserve FLAG[8]	EMIOS_0	
150	0x0960	16	Reserve FLAG[9]	EMIOS_0	
151	0x0970	16	Reserve FLAG[10]	EMIOS_0	
152	0x0980	16	Reserve FLAG[11]	EMIOS_0	
153	0x0990	16	Reserve FLAG[12]	EMIOS_0	
154	0x09A0	16	Reserve FLAG[13]	EMIOS_0	
155	0x09B0	16	Reserve FLAG[14]	EMIOS_0	
156	0x09C0	16	Reserve FLAG[14]	EMIOS_0	
Section D (Off-Platform Peripherals)					
eTimer_0					
157	0x09D0	16	TC0IR	eTimer_0	
158	0x09E0	16	TC1IR	eTimer_0	
159	0x09F0	16	TC2IR	eTimer_0	
160	0x0A00	16	TC3IR	eTimer_0	
161	0x0A10	16	TC4IR	eTimer_0	
162	0x0A20	16	TC5IR	eTimer_0	
163	0x0A30	16	Not used		
164	0x0A40	16	Not used		
165	0x0A50	16	WTIF	eTimer_0	
166	0x0A60	16	Not used		
167	0x0A70	16	RCF	eTimer_0	
eTimer_1					
168	0x0A80	16	TC0IR	eTimer_1	
169	0x0A90	16	TC1IR	eTimer_1	
170	0x0AA0	16	TC2IR	eTimer_1	

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
171	0x0AB0	16	TC3IR	eTimer_1	
172	0x0AC0	16	TC4IR	eTimer_1	
173	0x0AD0	16	TC5IR	eTimer_1	
174	0x0AE0	16	Not used		
175	0x0AF0	16	Not used		
176	0x0B00	16	Not used		
177	0x0B10	16	Not used		
178	0x0B20	16	RCF	eTimer_1	
FlexPWM_0					
179	0x0B30	16	RF0	FlexPWM_0	
180	0x0B40	16	COF0	FlexPWM_0	
181	0x0B50	16	CAF0	FlexPWM_0	
182	0x0B60	16	RF1	FlexPWM_0	
183	0x0B70	16	COF1	FlexPWM_0	
184	0x0B80	16	CAF1	FlexPWM_0	
185	0x0B90	16	RF2	FlexPWM_0	
186	0x0BA0	16	COF2	FlexPWM_0	
187	0x0BB0	16	CAF2	FlexPWM_0	
188	0x0BC0	16	RF3	FlexPWM_0	
189	0x0BD0	16	COF3	FlexPWM_0	
190	0x0BE0	16	CAF3	FlexPWM_0	
191	0x0BF0	16	FFLAG	FlexPWM_0	
192	0x0C00	16	REF	FlexPWM_0	
CTU_0					
193	0x0C10	16	MRS_I	CTU_0	
194	0x0C20	16	T0_I	CTU_0	
195	0x0C30	16	T1_I	CTU_0	
196	0x0C40	16	T2_I	CTU_0	
197	0x0C50	16	T3_I	CTU_0	
198	0x0C60	16	T4_I	CTU_0	
199	0x0C70	16	T5_I	CTU_0	
200	0x0C80	16	T6_I	CTU_0	
201	0x0C90	16	T7_I	CTU_0	
202	0x0CA0	16	FIFO0_I	CTU_0	

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
203	0x0CB0	16	FIFO1_I	CTU_0	
204	0x0CC0	16	FIFO2_I	CTU_0	
205	0x0CD0	16	FIFO3_I	CTU_0	
206	0x0CE0	16	ADC_I	CTU_0	
207	0x0CF0	16	ERR_I	CTU_0	
Safety Port					
208	0x0D00	16	Not used		
209	0x0D10	16	Not used		
210	0x0D20	16	Not used		
211	0x0D30	16	Not used		
212	0x0D40	16	Not used		
213	0x0D50	16	Not used		
214	0x0D60	16	Not used		
215	0x0D70	16	Not used		
216	0x0D80	16	Not used		
DSPI_3					
217	0x0D90	16	DSPI_SR[TFUF] DSPI_SR[RFOF]	Reserve DSPI_3	
218	0x0DA0	16	DSPI_SR[EOQF]	Reserve DSPI_3	
219	0x0DB0	16	DSPI_SR[TFFF]	Reserve DSPI_3	
220	0x0DC0	16	DSPI_SR[TCF]	Reserve DSPI_3	
221	0x0DD0	16	DSPI_SR[RFDF]	Reserve DSPI_3	
eTimer_2					
222	0x0DE0	16	TC0IR	eTimer_2	
223	0x0DF0	16	TC1IR	eTimer_2	
224	0x0E00	16	TC2IR	eTimer_2	
225	0x0E10	16	TC3IR	eTimer_2	
226	0x0E20	16	TC4IR	eTimer_2	
227	0x0E30	16	TC5IR	eTimer_2	
228	0x0E40	16	Not used		
229	0x0E50	16	Not used		
230	0x0E60	16	Not used		
231	0x0E70	16	Not used		
232	0x0E80	16	RCF	eTimer_2	

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
FlexPWM_1					
233	0x0E90	16	RF0		FlexPWM_1
234	0x0EA0	16	COF0		FlexPWM_1
235	0x0EB0	16	CAF0		FlexPWM_1
236	0x0EC0	16	RF1		FlexPWM_1
237	0x0ED0	16	COF1		FlexPWM_1
238	0x0EE0	16	CAF1		FlexPWM_1
239	0x0EF0	16	RF2		FlexPWM_1
240	0x0F00	16	COF2		FlexPWM_1
241	0x0F10	16	CAF2		FlexPWM_1
242	0x0F20	16	RF3		FlexPWM_1
243	0x0F30	16	COF3		FlexPWM_1
244	0x0F40	16	CAF3		FlexPWM_1
245	0x0F50	16	FFLAG		FlexPWM_1
246	0x0F60	16	REF		FlexPWM_1
SEMA4_0					
247	0x0F70	16	cp0_semaphore_int	SEMA4_0	-
			cp1_semaphore_int	-	SEMA4_0
SEMA4_1					
248	0x0F80	16	cp0_semaphore_int	SEMA4_1	-
			cp1_semaphore_int	-	SEMA4_1
FCCU					
249	0x0F90	16	Not used		
250	0x0FA0	16	irq_alarm_b		FCCU
251	0x0FB0	16	irq_misc_b		FCCU
225	0x0FC0	16	irq_rccs_b[0]		FCCU
253	0x0FD0	16	irq_rccs_b[1]		FCCU
PMU					
254	0x0FE0	16	Not used		
SWG					
255	0x0FF0	16	Not used		
256	0x1000	16	Not used		
257	0x1010	16	Not used		
258	0x1020	16	Not used		

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
259	0x1030	16	Not used		
DMA (continued)					
260	0x1040	16	Channel 16	DMA_0	DMA_1
261	0x1050	16	Channel 17	DMA_0	DMA_1
262	0x1060	16	Channel 18	DMA_0	DMA_1
263	0x1070	16	Channel 19	DMA_0	DMA_1
264	0x1080	16	Channel 20	DMA_0	DMA_1
265	0x1090	16	Channel 21	DMA_0	DMA_1
266	0x10A0	16	Channel 22	DMA_0	DMA_1
267	0x10B0	16	Channel 23	DMA_0	DMA_1
268	0x10C0	16	Channel 24	DMA_0	DMA_1
269	0x10D0	16	Channel 25	DMA_0	DMA_1
270	0x10E0	16	Channel 26	DMA_0	DMA_1
271	0x10F0	16	Channel 27	DMA_0	DMA_1
272	0x1100	16	Channel 28	DMA_0	DMA_1
273	0x1110	16	Channel 29	DMA_0	DMA_1
274	0x1120	16	Channel 30	DMA_0	DMA_1
275	0x1130	16	Channel 31	DMA_0	DMA_1
PDI					
276	0x1140	16	Line Valid		PDI
277	0x1150	16	Frame Valid		PDI
278	0x1160	16	Error Interrupt (FIFO underflow FIFO overflow)		PDI
279	0x1170	16	DMA Done		PDI
280	0x1180	16	Not used		
281	0x1190	16	Not used		
FlexCAN_3					
282	0x11A0	16	FLEXCAN_ESR[ERR_INT]		FlexCAN_3
283	0x11B0	16	FLEXCAN_ESR_BOFF FLEXCAN_Transmit_Warning FLEXCAN_Receive_Warning		FlexCAN_3
284	0x11C0	16	Reserve FLEXCAN_ESR_WAK		FlexCAN_3
285	0x11D0	16	FLEXCAN_BUF_00_03		FlexCAN_3
286	0x11E0	16	FLEXCAN_BUF_04_07		FlexCAN_3
287	0x11F0	16	FLEXCAN_BUF_08_11		FlexCAN_3

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
288	0x1200	16	FLEXCAN_BUF_12_15	FlexCAN_3	
289	0x1210	16	FLEXCAN_BUF_16_31	FlexCAN_3	
290	0x1220	16	Not used		
DRAMC					
291	0x1230	16	FIFO OV FIFO UV	DRAMC	
IIC_2					
292	0x1240	16	ipi_int	IIC_2	
293	0x1250	16	Not used		
294	0x1260	16	Not used		
295	0x1270	16	Not used		
296	0x1280	16	Not used		
297	0x1290	16	Not used		
298	0x12A0	16	Not used		
299	0x12B0	16	Not used		
300	0x12C0	16	Not used		
301	0x12D0	16	Not used		
ADC_3					
302	0x12E0	16	ADC_EOC	ADC_2	
303	0x12F0	16	ADC_ER	ADC_2	
304	0x1300	16	ADC_WD	ADC_2	
FlexPWM_2					
305	0x1310	16	RF0	FlexPWM_2	
306	0x1320	16	COF0	FlexPWM_2	
307	0x1330	16	CAF0	FlexPWM_2	
308	0x1340	16	RF1	FlexPWM_2	
309	0x1350	16	COF1	FlexPWM_2	
310	0x1360	16	CAF1	FlexPWM_2	
311	0x1370	16	RF2	FlexPWM_2	
312	0x1380	16	COF2	FlexPWM_2	
313	0x1390	16	CAF2	FlexPWM_2	
314	0x13A0	16	RF3	FlexPWM_2	
315	0x13B0	16	COF3	FlexPWM_2	
316	0x13C0	16	CAF3	FlexPWM_2	

Table 32-10. Interrupt sources for INTC_0 and INTC_1 (continued)

IRQ #	Offset	Size (bytes)	Source signal	Source module for INTC_0	Source module for INTC_1
317	0x13D0	16	FFLAG		FlexPWM_2
318	0x13E0	16	REF		FlexPWM_2
CTU_1					
319	0x13F0	16	MRS_I		CTU_1
320	0x1400	16	T0_I		CTU_1
321	0x1410	16	T1_I		CTU_1
322	0x1420	16	T2_I		CTU_1
323	0x1430	16	T3_I		CTU_1
324	0x1440	16	T4_I		CTU_1
325	0x1450	16	T5_I		CTU_1
326	0x1460	16	T6_I		CTU_1
327	0x1470	16	T7_I		CTU_1
328	0x1480	16	FIFO0_I		CTU_1
329	0x1490	16	FIFO1_I		CTU_1
330	0x14A0	16	FIFO2_I		CTU_1
331	0x14B0	16	FIFO3_I		CTU_1
332	0x14C0	16	ADC_I		CTU_1
333	0x14D0	16	ERR_I		CTU_1
Ethernet (FEC)					
334	0x14E0	16	FEC Transmit Frame Flag		Ethernet (FEC)
335	0x14F0	16	FEC Receive Frame Flag		Ethernet (FEC)
336	0x1500	16	EIR[HBERR] EIR[BABR] EIR[BABT] EIR[GRA] EIR[TXB] EIR[RXB] EIR[MII] EIR[EBERR] EIR[LC] EIR[RL] EIR[UN]		Ethernet (FEC)

NOTES:

¹ The PFLASHC_1 is also operational in Decoupled Parallel Mode (DPM). The ECSM_1 instantiation receives any Flash ECC status or RWW information and therefore can signal any RWW, ECC SBC, or non-correctable ECC interrupt to the INTC_1. Therefore CORE_1 will also be able to get any status notification on FLASH RWW events and ECC errors in Decoupled Parallel Mode (DPM).

² Available in Decoupled Parallel Mode (DPM) only.

1.4	27 Jul 2011	J Strohm (JAS)	PXS30 RM Rev. 1
-----	-------------	-------------------	-----------------

Chapter 33

JTAG Controller (JTAGC)

33.1 Introduction

Figure 33-1 shows a block diagram of the JTAG Controller (JTAGC) block.




Figure 33-1. JTAG (IEEE 1149.1) block diagram

33.1.1 Overview

The JTAGC block provides the means to test device functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format.

33.1.2 Features

The JTAGC block is compliant with the IEEE 1149.1-2001 standard, and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface
 - 4 pins (TDI, TMS, TCK, and TDO)

- A JCOMP input that provides reset control and the ability to share the TAP.
- A 5-bit instruction register that supports several IEEE 1149.1-2001 defined instructions as well as several public and private device-specific instructions. Refer to [Table 33-4](#) for a list of supported instructions.
- Sharing of the TAP with other TAP controllers via ACCESS_AUX_TAP_x instructions.
- Test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

33.1.3 Modes of operation

The JTAGC block uses JCOMP and a power-on reset indication as its primary reset signals. Several IEEE 1149.1-2001 defined test modes are supported, as well as a bypass mode.

33.1.3.1 Reset

The JTAGC block is placed in reset when either power-on reset is asserted, JCOMP is negated, or the TMS input is held high for enough consecutive rising edges of TCK to sequence the TAP controller state machine into the Test-Logic-Reset state. Holding TMS high for 5 consecutive rising edges of TCK guarantees entry into the Test-Logic-Reset state regardless of the current TAP controller state. Asserting power-on reset or setting JCOMP to a value other than the value required to enable the JTAGC block results in asynchronous entry into the reset state. While in reset, the following actions occur:

- The TAP controller is forced into the Test-Logic-Reset state, thereby disabling the test logic and allowing normal operation of the on-chip system logic to continue unhindered
- The instruction register is loaded with the IDCODE instruction

33.1.3.2 IEEE 1149.1-2001 defined test modes

The JTAGC block supports several IEEE 1149.1-2001 defined test modes. A test mode is selected by loading the appropriate instruction into the instruction register while the JTAGC is enabled. Supported test instructions include EXTEST, HIGHZ, CLAMP, SAMPLE and SAMPLE/PRELOAD. Each instruction defines the set of data register(s) that may operate and interact with the on-chip system logic while the instruction is current. Only one test data register path is enabled to shift data between TDI and TDO for each instruction.

The boundary scan register is enabled for serial access between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. The single-bit bypass register shift stage is enabled for serial access between TDI and TDO when the HIGHZ, CLAMP or reserved instructions are active. The functionality of each test mode is explained in more detail in [Section 33.4.5, JTAGC block instructions](#).

33.1.3.3 Bypass mode

When no test operation is required, the BYPASS instruction can be loaded to place the JTAGC block into bypass mode. While in bypass mode, the single-bit bypass shift register provides a minimum-length serial path to shift data between TDI and TDO.

33.2 External signal description

33.2.1 Overview

The JTAGC provides five signals that connect to off-chip development tools and allow access to test support functions. The JTAGC signals are outlined in [Table 33-1](#).

Table 33-1. JTAG signal properties

Name	I/O	Function	Reset State	Pull ¹
TCK	Input	Test Clock	—	Down
TDI	Input	Test Data In	—	Up
TDO	Output	Test Data Out	High-impedance ²	—
TMS	Input	Test Mode Select	—	Up
JCOMP	Input	JTAG Compliancy	—	Down

NOTES:

¹ The pull is not implemented in this block. Pullup/pulldown devices are implemented in the pads.

² TDO output buffer enable is negated when the JTAGC is not in the Shift-IR or Shift-DR states. A weak pull may be required on TDO to prevent the signal from floating when tools are attached.

33.2.2 Detailed signal descriptions

This section describes each of the signals listed in [Table 33-1](#) in more detail.

33.2.2.1 TCK—Test Clock Input

Test Clock Input (TCK) is an input pin used to synchronize the test logic and control register access through the TAP.

33.2.2.2 TDI—Test Data Input

Test Data Input (TDI) is an input pin that receives serial test instructions and data. TDI is sampled on the rising edge of TCK.

33.2.2.3 TDO—Test Data Output

Test Data Output (TDO) is an output pin that transmits serial output for test instructions and data. TDO is three-stateable and is actively driven only in the Shift-IR and Shift-DR states of the TAP controller state machine, which is described in [Section 33.4.3, TAP controller state machine](#). The TDO output of this block is clocked on the falling edge of TCK and sampled by the development tool on the rising edge of TCK.

33.2.2.4 TMS—Test Mode Select

Test Mode Select (TMS) is an input pin used to sequence the IEEE 1149.1-2001 test control state machine. TMS is sampled on the rising edge of TCK.

33.2.2.5 JCOMP—JTAG Compliancy

The JCOMP signal provides IEEE 1149.1-2001 compatibility and provides the ability to share the TAP. The JTAGC TAP controller is enabled when JCOMP is set to the JTAGC enable encoding, otherwise the JTAGC TAP controller remains in reset.

33.3 Register description

This section provides a detailed description of the JTAGC block registers accessible through the TAP interface, including data registers and the instruction register. Individual bit-level descriptions and reset states of each register are included. These registers are not memory-mapped and can only be accessed through the TAP.

33.3.1 Register descriptions

The JTAGC block registers are described in this section.

33.3.1.1 Instruction Register

The JTAGC block uses a 5-bit instruction register as shown in [Table 33-2](#). The instruction register allows instructions to be loaded into the block to select the test to be performed or the test data register to be accessed or both. Instructions are shifted in through TDI while the TAP controller is in the Shift-IR state, and latched on the falling edge of TCK in the Update-IR state. The latched instruction value can only be changed in the Update-IR and Test-Logic-Reset TAP controller states. Synchronous entry into the Test-Logic-Reset state results in the IDCODE instruction being loaded on the falling edge of TCK. Asynchronous entry into the Test-Logic-Reset state results in asynchronous loading of the IDCODE instruction. During the Capture-IR TAP controller state, the instruction shift register is loaded with the value 0b10101, making this value the register's read value when the TAP controller is sequenced into the Shift-IR state.




Figure 33-2. 5-Bit Instruction Register

33.3.1.2 Bypass Register

The bypass register is a single-bit shift register path selected for serial data transfer between TDI and TDO when the BYPASS, CLAMP, HIGHZ or reserve instructions are active. After entry into the Capture-DR state, the single-bit shift register is set to a logic 0. Therefore, the first bit shifted out after selecting the bypass register is always a logic 0.

33.3.1.3 Device Identification Register

The device identification register, shown in Figure 33-3, allows the revision number, part number, manufacturer, and design center responsible for the design of the part to be determined through the TAP. The device identification register is selected for serial data transfer between TDI and TDO when the IDCODE instruction is active. Entry into the Capture-DR state while the device identification register is selected loads the IDCODE into the shift register to be shifted out on TDO in the Shift-DR state. No action occurs in the Update-DR state. The part revision number (PRN) and part identification number (PIN) fields are system plugs, and the manufacturer identity code (MIC) is a constant value assigned to the manufacturer by the JEDEC.

The shift register LSB is forced to logic 1 on the rising edge of TCK following entry into the Capture-DR state. Therefore, the first bit to be shifted out after selecting the IDCODE register is always a logic 1. The remaining 31 bits are forced to the value of the device identification register on the rising edge of TCK following entry into the Capture-DR state.




Figure 33-3. Device Identification Register

Table 33-2. Device Identification Register field descriptions

Field	Description
PRN	Part Revision Number. Bits [31:28] contain the revision number of the part.
DC	Design Center. Bits [27:22] indicate the design center. 0x2B (0b101011) for Freescale Austin.
PIN	Part Identification Number. Bits [21:12] contain the part number of the device. 0x2C0 (0b1011000000) for PXS30.
MIC	Manufacturer Identity Code. Bits [11:1] contain the reduced Joint Electron Device Engineering Council (JEDEC) ID. 0x00E for Freescale.
I	IDCODE Register ID. When set to 1, bit I identifies this register as the device identification register and not the bypass register.

33.3.1.4 CENSOR_CTRL Register

The CENSOR_CTRL register is a 65-bit shift register path from TDI to TDO selected when the CENSOR_CTRL instruction is active. The default reset value of the CENSOR_CTRL register is 65'b0. The CENSOR_CTRL register transfers its value to a parallel hold register on the rising edge of TCK when the TAP controller state machine is in the Update-DR state. Once the CENSOR_CTRL instruction is executed, the register value remains valid until a JTAG reset occurs.




Figure 33-4. CENSOR_CTRL Register

The CENSOR_CTRL bits are used to control device censorship functions.

33.3.1.5 TEST_CTRL Register

The TEST_CTRL register is a 10-bit shift register path from TDI to TDO selected when the TEST_CTRL instruction is active. The size of the TEST_CTRL register is defined by the TEST_CTRL_SIZE parameter. The default reset value of the TEST_CTRL register is defined by the TEST_CTRL_RST parameter. The TEST_CTRL register transfers its value to a parallel hold register on the rising edge of TCK when the TAP controller state machine is in the Update-DR state. The parallel hold register bits TEST_CTRL correspond directly to the JTAGC output control signals jtag_test_ctrl[9:0]. The jtag_test_ctrl signals are used to control device-dependent test features. Once the TEST_CTRL instruction is executed, jtag_test_ctrl remains valid until a JTAGC reset occurs.




Figure 33-5. TEST_CTRL Register

Table 33-3. TEST_CTRL Register field descriptions

Field	Description
PSTAT_SEL	Processor Status Select Selects whether the Core_0 or the Core_1 processor status outputs appear on the Nexus MDO pins when Processor Status Mode is enabled in the NPC Port Configuration Register. 0 Core_0 PSTAT outputs selected. 1 Core_1 PSTAT outputs selected.
TDO_SEL	TDO Select Selects whether the Core_0 or Core_1 TDO output is observable. 0 Core_0 TDO output selected. 1 Core_1 TDO output selected.
NEX_RDY_SEL	Nexus RDY select Selects whether RDY from Core_0 or Core_1 is driven as an output. 0 Core_0 RDY output selected. 1 Core_1 RDY output selected.

Table 33-3. TEST_CTRL Register field descriptions (continued)

Field	Description
NEX_RDY_PORT_EN	Nexus RDY Port enable Used as hard enable for Nexus RDY signal in IOMUX 0 RDY not selected to chip top RDY. 1 RDY selected through IOMUX also IOMUXC PCR settings.

33.3.1.6 Boundary Scan Register

The boundary scan register is connected between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. It captures input pin data, forces fixed values on output pins, and selects a logic value and direction for bidirectional pins. Each bit of the boundary scan register represents a separate boundary scan register cell, as described in the IEEE 1149.1-2001 standard and discussed in [Section 33.4.6, Boundary scan](#).

33.4 Functional description

33.4.1 JTAGC reset configuration

While in reset, the TAP controller is forced into the Test-Logic-Reset state, thus disabling the test logic and allowing normal operation of the on-chip system logic. In addition, the instruction register is loaded with the IDCODE instruction.

33.4.2 IEEE 1149.1-2001 (JTAG) test access port

The JTAGC block uses the IEEE 1149.1-2001 TAP for accessing registers. This port can be shared with other TAP controllers on the MCU. Ownership of the port is determined by the value of the JCOMP signal and the currently loaded instruction. For more detail on TAP sharing via JTAGC instructions refer to [Section 33.4.5.9, ACCESS_AUX_TAP_x instructions](#).

Data is shifted between TDI and TDO through the selected register starting with the least significant bit, as illustrated in [Figure 33-6](#). This applies for the instruction register, test data registers, and the bypass register.





Figure 33-6. Shifting data through a register

33.4.3 TAP controller state machine

The TAP controller is a synchronous state machine that interprets the sequence of logical values on the TMS pin. [Figure 33-7](#) shows the machine's states. The value shown next to each state is the value of the TMS signal sampled on the rising edge of the TCK signal. As [Figure 33-7](#) shows, holding TMS at logic 1

while clocking TCK through a sufficient number of rising edges also causes the state machine to enter the Test-Logic-Reset state.



NOTE: The value shown adjacent to each state transition in this figure represents the value of TMS at the time of a rising edge of TCK.

Figure 33-7. IEEE 1149.1-2001 tap Controller Finite State Machine

33.4.3.1 Enabling the TAP controller

The JTAGC TAP controller is enabled by setting JCOMP to a logic 1 value.

33.4.3.2 Selecting an IEEE 1149.1-2001 register

Access to the JTAGC data registers is achieved by loading the instruction register with any of the JTAGC block instructions while the JTAGC is enabled. Instructions are shifted in via the Select-IR-Scan path and loaded in the Update-IR state. At this point, all data register access is performed via the Select-DR-Scan path.

The Select-DR-Scan path reads or writes the register data by shifting in the data (LSB first) during the Shift-DR state. When reading a register, the register value is loaded into the IEEE 1149.1-2001 shifter during the Capture-DR state. When writing a register, the value is loaded from the IEEE 1149.1-2001 shifter to the register during the Update-DR state. When reading a register, there is no requirement to shift out the entire register contents. Shifting may be terminated once the required number of bits have been acquired.

33.4.4 Enabling debug of a censored device

When a device is in a censored state, the debug port (JTAG/Nexus) is disabled and only JTAG BSDL commands can be used. Access to the Nexus/JTAG clients on a censored device requires inputting the proper password into the JTAG Censorship Control Register during reset.

NOTE

When the debug port is enabled on a censored device, it is enabled only until the next reset.

Figure 33-8 shows the logic that enables access to Nexus clients in a censored device using the JTAG port.




Figure 33-8. Enabling JTAG/Nexus port access on a censored device

The steps to enable the debug port on a censored device are as follows:

1. After the $\overline{\text{RSTOUT}}$ pin has is negated, hold the device in system reset state using a debugger or other tool.
2. While the device is being held in system reset state shift the 64-bit password into the CENSOR_CTRL register (see [Section 33.3.1.4, CENSOR_CTRL Register](#)) via the JTAG port using the JTAG ENABLE_CENSOR_CTRL instruction. The JTAG serial password is compared against the serial boot flash password from the flash shadow block. The PXS30 implements an extra enable bit in the CENSOR_CTRL register for allowing access via a debug tool. This is shown in the above figure. The enable bit must be set (0b1) as the last bit in the JTAG scan data (on the 65th clock of the JTAG clock [TCK] in the Shift-DR state). For more information on the JTAG state machine, see the device Reference Manual.
3. If a match is detected, the Nexus client TAP controller enters normal operation mode and the DISNEX flag in the SIU_CCR register is negated, indicating Nexus is enabled. Upon negation of reset the debug / calibration tool is able to access the device via NEXUS port and JTAG. If the JTAG serial password does not match the serial boot flash password or the serial boot flash password is an illegal password then the debug / calibration tool is not able to access the device.

After the debug port is enabled, the tool can access the censored device and can erase and reprogram the shadow flash block in order to uncensor the device.

NOTE

If the shadow flash block is erased without reprogramming a new valid password before a reset, it will contain an illegal password and the debug port will be inaccessible.

- Subsequent resets will clear the JTAG censor password register and the Nexus client TAP controller will hold in reset again. Therefore, the tool must resend the JTAG serial password, as described above, in order to enable the Nexus client TAP controller again.

33.4.5 JTAGC block instructions

The JTAGC block implements the IEEE 1149.1-2001 defined instructions listed in [Table 33-4](#). This section gives an overview of each instruction; refer to the IEEE 1149.1-2001 standard for more details. All undefined opcodes are reserved.

Table 33-4. JTAG instructions

Instruction	Code[4:0]	Instruction summary
IDCODE	00001	Selects device identification register for shift.
SAMPLE/PRELOAD	00010	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation.
SAMPLE	00011	Selects boundary scan register for shifting and sampling without disturbing functional operation.
EXTEST	00100	Selects boundary scan register while applying preloaded values to output pins and asserting functional reset.
TEST_CTRL	00110	Selects TEST_CTRL register.
CENSOR_CTRL	00111	Selects CENSOR_CTRL register.
HIGHZ	01001	Selects bypass register while three-stating all output pins and asserting functional reset.
CLAMP	01100	Selects bypass register while applying preloaded values to output pins and asserting functional reset.
ACCESS_AUX_TAP_x	10000–11110	Grants one of the auxiliary TAP controllers ownership of the TAP as shown in the cells below. The number of auxiliary TAP controllers sharing the port is SHARE_CNT.
ACCESS_AUX_TAP_NPC	10000	Enables access to the NPC TAP controller.
ACCESS_AUX_TAP_CORE_0	10001	Enables access to Core_0 TAP controller only.
ACCESS_AUX_TAP_NXSS_LSM	10110	Enables access to Nexus Crossbar Slave SRAM Data Trace TAP Controller. Both SRAM Data Trace modules receive TDI input data. TDO output data source is selected via the TEST_CTRL[TDO_SEL] bit.
ACCESS_AUX_TAP_NXSS0	10111	Enables access to Nexus Crossbar Slave Data Trace 0 TAP.
ACCESS_AUX_TAP_NXSS1	11000	Enables access to Nexus Crossbar Slave Data Trace 1 TAP.
ACCESS_AUX_TAP_CORE_1	11001	Enables access to Core_1 TAP controller only.
ACCESS_AUX_TAP_LSM	11010	Enables access to Core TAP controllers in LS mode. Both cores receive TDI input.

Table 33-4. JTAG instructions (continued)

Instruction	Code[4:0]	Instruction summary
ACCESS_AUX_TAP_MULTI	11100	Enables access to and serializes the Core_0 and Core_1 TAPs.
BYPASS	11111	Selects bypass register for data operations.
Factory debug reserved	00101, 00110, 01010, 00111, 10001, 10010, 10011, 10100, 10101, 11011	Intended for factory debug only.
Reserved ¹	All other opcodes	Decoded to select bypass register.

NOTES:

¹ The manufacturer reserves the right to change the decoding of reserved instruction codes in the future.

33.4.5.1 IDCODE instruction

IDCODE selects the 32-bit device identification register as the shift path between TDI and TDO. This instruction allows interrogation of the MCU to determine its version number and other part identification data. IDCODE is the instruction placed into the instruction register when the JTAGC block is reset.

33.4.5.2 SAMPLE/PRELOAD instruction

The SAMPLE/PRELOAD instruction has two functions:

- First, the SAMPLE portion of the instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE/PRELOAD instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. Both the data capture and the shift operation are transparent to system operation.
- Secondly, the PRELOAD portion of the instruction initializes the boundary scan register cells before selecting the EXTEST or CLAMP instructions to perform boundary scan tests. This is achieved by shifting in initialization data to the boundary scan register during the Shift-DR state. The initialization data is transferred to the parallel outputs of the boundary scan register cells on the falling edge of TCK in the Update-DR state. The data is applied to the external output pins by the EXTEST or CLAMP instruction. System operation is not affected.

33.4.5.3 SAMPLE instruction

The SAMPLE instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. There is no defined action in the Update-DR state. Both the data capture and the shift operation are transparent to system operation.

33.4.5.4 EXTEST—External Test instruction

EXTEST selects the boundary scan register as the shift path between TDI and TDO. It allows testing of off-chip circuitry and board-level interconnections by driving preloaded data contained in the boundary scan register onto the system output pins. Typically, the preloaded data is loaded into the boundary scan register using the SAMPLE/PRELOAD instruction before the selection of EXTEST. EXTEST asserts the internal system reset for the MCU to force a predictable internal state while performing external boundary scan operations.

33.4.5.5 TEST_CTRL instruction

The TEST_CTRL instruction selects the TEST_CTRL register for connection as the shift path between TDI and TDO.

33.4.5.6 CENSOR_CTRL instruction

The CENSOR_CTRL instruction selects the CENSOR_CTRL register for connection as the shift path between TDI and TDO.

33.4.5.7 HIGHZ instruction

HIGHZ selects the bypass register as the shift path between TDI and TDO. While HIGHZ is active all output drivers are placed in an inactive drive state (e.g., high impedance). HIGHZ also asserts the internal system reset for the MCU to force a predictable internal state.

33.4.5.8 CLAMP instruction

CLAMP allows the state of signals driven from MCU pins to be determined from the boundary scan register while the bypass register is selected as the serial path between TDI and TDO. CLAMP enhances test efficiency by reducing the overall shift path to a single bit (the bypass register) while conducting an EXTEST type of instruction through the boundary scan register. CLAMP also asserts the internal system reset for the MCU to force a predictable internal state.

33.4.5.9 ACCESS_AUX_TAP_x instructions

The JTAGC is configurable to allow up to fifteen other TAP controllers on the device to share the port with it. This is done by providing ACCESS_AUX_TAP_x instructions for each of these TAP controllers. When this instruction is loaded, control of the JTAG pins are transferred to the selected TAP controller. Any data input via TDI and TMS is passed to the selected TAP controller, and any TDO output from the selected TAP controller is sent back to the JTAGC to be output on the pins. The JTAGC regains control of the JTAG port during the UPDATE-DR state if the PAUSE-DR state was entered. Auxiliary TAP controllers are held in RUN-TEST/IDLE while they are inactive. Instructions not used to access an auxiliary TAP controller on a device are treated like the BYPASS instruction.

33.4.5.10 BYPASS instruction

BYPASS selects the bypass register, creating a single-bit shift register path between TDI and TDO. BYPASS enhances test efficiency by reducing the overall shift path when no test operation of the MCU is required. This allows more rapid movement of test data to and from other components on a board that are required to perform test functions. While the BYPASS instruction is active the system logic operates normally.

33.4.6 Boundary scan

The boundary scan technique allows signals at component boundaries to be controlled and observed through the shift-register stage associated with each pad. Each stage is part of a larger boundary scan register cell, and cells for each pad are interconnected serially to form a shift-register chain around the border of the design. The boundary scan register consists of this shift-register chain, and is connected between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE/PRELOAD instructions are loaded. The shift-register chain contains a serial input and serial output, as well as clock and control signals.

33.5 Initialization/application information

The test logic is a static logic design, and TCK can be stopped in either a high or low state without loss of data. However, the system clock is not synchronized to TCK internally. Any mixed operation using both the test logic and the system functional logic requires external synchronization.

To initialize the JTAGC block and enable access to registers, the following sequence is required:

1. Set the JCOMP signal to the JTAGC enable value, thereby enabling the JTAGC TAP controller
2. Load the appropriate instruction for the test or action to be performed


Chapter 34

LIN Controller (LINFlexD)

34.1 Introduction

The LINFlexD (Local Interconnect Network Flexible with DMA support) controller interfaces the LIN network and supports the LIN protocol versions 1.3, 2.0, 2.1 and J2602 in both Master and Slave modes. LINFlexD includes a LIN mode that provides additional features (compared to standard UART) to ease LIN implementation, improve system robustness, minimize CPU load, and allow slave node resynchronization.

Figure 34-1 shows the LINFlexD block diagram.



¹ Filter activation optional

Figure 34-1. LINFlexD block diagram

34.2 Main features

The LINFlexD controller can operate in several modes, each of which has a distinct set of features. These distinct features are described in the following sections.

In addition, the LINFlexD controller has several features common to all modes:

- Fractional baud rate generator

- 3 operating modes for power saving and configuration registers lock
 - Initialization
 - Normal
 - Sleep
- 2 test modes
 - Loop back
 - Self-test
- Maskable interrupts

34.2.1 LIN mode features

- Supports LIN protocol versions 1.3, 2.0, 2.1 and J2602
- Master mode with autonomous message handling
- Classic and enhanced checksum calculation and check
- Single 8-byte buffer for transmission/reception
- Extended frame mode for In-application Programming purposes
- Wake-up event on dominant bit detection
- True LIN field state machine
- Advanced LIN error detection
- Header, response and frame timeout
- Slave mode
 - Autonomous header handling
 - Autonomous transmit/receive data handling
- LIN automatic resynchronization, allowing operation with internal RC oscillator as clock source
- Identifier filters for autonomous message handling in Slave mode

34.2.2 UART mode features

- Full-duplex communication
- Selectable frame size:
 - 8-bit frame
 - 9-bit frame
 - 16-bit frame
 - 17-bit frame
- Selectable parity:
 - Even
 - Odd
 - 0
 - 1

- 4-byte buffer for reception, 4-byte buffer for transmission
- 12-bit counter for timeout management

34.3 The LIN protocol

The LIN (Local Interconnect Network) is a serial communication protocol. The topology of a LIN network is shown in Figure 34-2. A LIN network consists of:

- One master task
- Several slave tasks
- The LIN bus

A master node contains the master task as well as a slave task, all other nodes contain a slave task only. The master node decides when and which frame shall be transferred on the bus. The slave task provides the data to be transported by the frame.




Figure 34-2. LIN network topology

34.3.1 Dominant and recessive logic levels

The LIN bus defines two logic levels, “dominant” and “recessive,” as follows:

- Dominant: logical low level (0)
- Recessive: logical high level (1)

34.3.2 LIN frames

A frame consists of a header provided by the master task and a response provided by the slave task, as shown in Figure 34-3.





Figure 34-3. LIN frame structure

34.3.3 LIN header

The header consists of:

- A break field (described in [Section 34.3.3.1, Break field](#))
- A sync pattern (described in [Section 34.3.3.2, Sync pattern](#))
- An identifier (described in [Section 34.3.4.2, Identifier](#))

The slave task associated with the identifier provides the response.

34.3.3.1 Break field

The break field, shown in [Figure 34-4](#), is used to signal the beginning of a new frame. It is always generated by the master and consists of:

- At least 13 dominant bits including the start bit
- At least one recessive bit that functions as break delimiter



Figure 34-4. Break field

34.3.3.2 Sync pattern

The sync pattern is a byte consisting of alternating dominant and recessive bits as shown in [Figure 34-5](#). It forms a data value of 0x55.




Figure 34-5. Sync pattern

34.3.4 Response

The response consists of:

- A data field (described in [Section 34.3.4.1, Data field](#))
- A checksum (described in [Section 34.3.4.3, Checksum](#))

The slave task interested in the data associated with the identifier receives the response and verifies the checksum.

34.3.4.1 Data field

The structure of the data field transmitted on the LIN bus is shown in [Figure 34-6](#). The LSB of the data is sent first and the MSB last. The start bit is encoded as a dominant bit and the stop bit is encoded as a recessive bit.




Figure 34-6. Structure of the data field

34.3.4.2 Identifier

The identifier, shown in [Figure 34-7](#), consists of two sub-fields:

- The identifier value (in bits 0–5)
- The identifier parity (in bits 6–7)

The parity bits P0 and P1 are defined as follows:

- $P0 = ID0 \text{ xor } ID1 \text{ xor } ID2 \text{ xor } ID4$
- $P1 = \text{not}(ID1 \text{ xor } ID3 \text{ xor } ID4 \text{ xor } ID5)$




Figure 34-7. Identifier

34.3.4.3 Checksum

The checksum contains the inverted 8-bit sum (with carry) over one of two possible groups:

- The classic checksum sums all data bytes, and is used for communication with LIN 1.3 slaves.
- The enhanced checksum sums all data bytes and the identifier, and is used for communication with LIN 2.0 (or later) slaves.:

34.4 LINFlexD and software intervention

The increasing number of communication peripherals embedded on microcontrollers (for example, CAN, LIN, SPI) requires more and more CPU resources for the communication management. Even a 32-bit microcontroller is overloaded if its peripherals do not provide high level features to autonomously handle the communication.

Even though the LIN protocol with a maximum baud rate of 20 kbps is relatively slow, it still generates a non-negligible load on the CPU if the LIN is implemented on a standard UART, as is usually the case.

To minimize the CPU load in Master mode, LINFlexD handles the LIN messages autonomously.

In Master mode, once the software has triggered the header transmission, LINFlexD does not request any software (that is, application) intervention until the next header transmission request in transmission mode or until the checksum reception in reception mode.

To minimize the CPU load in Slave mode, LINFlexD requires software intervention only to:

- Trigger transmission or reception or data discard depending on the identifier
- Write data into the buffer (transmission mode) or read data from the buffer (reception mode) after checksum reception

If filter mode is activated for Slave mode, LINFlexD requires software intervention only to write data into the buffer (transmission mode) or read data from the buffer (reception mode)

The software uses the control, status and configuration registers to:

- Configure LIN parameters (for example, baud rate or mode)
- Request transmissions
- Handle receptions
- Manage interrupts
- Configure LIN error and timeout detection
- Process diagnostic information

The message buffer stores transmitted or received LIN frames.

34.5 Summary of operating modes

The LINFlexD controller has three operating modes:

- Normal
- Initialization
- Sleep

After a hardware reset, the LINFlexD controller is in Sleep mode to reduce power consumption.

The transitions between these modes are shown in [Figure 34-8](#). The software instructs LINFlexD to enter Initialization mode or Sleep mode by setting LINCRC1[INIT] or LINCRC1[SLEEP], respectively.




Figure 34-8. LINFlexD controller operating modes

In addition to these controller-level operating modes, the LINFlexD controller also supports several protocol-level modes:

- LIN mode:
 - Master mode
 - Slave mode
 - Slave mode with identifier filtering
 - Slave mode with automatic resynchronization
- UART mode
- Test modes:
 - Loop back mode
 - Self-test mode

These modes are discussed in detail in subsequent sections.

34.6 Controller-level operating modes

34.6.1 Initialization mode

The software initialization can be done while the hardware is in Initialization mode. To enter or exit this mode, the software sets or clears LINCRC1[INIT], respectively.

In Initialization mode, all message transfers to and from the LIN bus are stopped and the LIN bus output (LINTX) is recessive.

Entering Initialization mode does not change any of the configuration registers.

To initialize the LINFlexD controller, the software must:



- Select the desired mode (Master, Slave or UART)
- Set up the baud rate register
- If LIN Slave mode with filter activation is selected, initialize the identifier list

34.6.2 Normal mode

After initialization is complete, the software must clear LINC1[INIT] to put the LINFlexD controller into Normal mode.

34.6.3 Sleep (low-power) mode

To reduce power consumption, LINFlexD has a low-power mode called Sleep mode. In this mode, the LINFlexD clock is stopped. Consequently, the LINFlexD will not update the status bits, but software can still access the LINFlexD registers.

To enter this mode, the software must set LINC1[SLEEP].

LINFlexD can be awakened (exit Sleep mode) in one of two ways:

- The software clears LINC1[SLEEP]
- Automatic wake-up is enabled (LINC1[AWUM] is set) and LINFlexD detects LIN bus activity (that is, if a wakeup pulse of 150 μ s is detected on the LIN bus)

On LIN bus activity detection, hardware automatically performs the wake-up sequence by clearing LINC1[SLEEP] if LINC1[AWUM] is set. To exit from Sleep mode if LINC1[AWUM] is cleared, the software must clear LINC1[SLEEP] when a wake-up event occurs.

34.7 LIN modes

34.7.1 Master mode

In Master mode, the software uses the message buffer to handle the LIN messages.

Master mode is selected when LINC1[MME] is set.

34.7.1.1 LIN header transmission

According to the LIN protocol, any communication on the LIN bus is triggered by the master sending a header. The header is transmitted by the master task while the data is transmitted by the slave task of a node.

To transmit a header with LINFlexD the application must set up the identifier, the data field length and configure the message (direction and checksum type) in the BIDR register before requesting the header transmission by setting LINC2[HTRQ].

34.7.1.2 Data transmission (transceiver as publisher)

When the master node is publisher of the data corresponding to the identifier sent in the header, then the slave task of the master has to send the data in the Response part of the LIN frame. Therefore, the software must provide the data to LINFlexD before requesting the header transmission. The software stores the data in the message buffer BDR. According to the data field length LINFlexD transmits the data and the checksum. The software uses the BIDR[CCS] bit to configure the checksum type (classic or enhanced) for each message.

The direction of the message buffer is controlled by the BIDR[DIR] bit. When the software sets this bit the response is sent by LINFlexD (publisher). Clearing this bit configures the message buffer as subscriber.

34.7.1.3 Data reception (transceiver as subscriber)

To receive data from a slave node, the master sends a header with the corresponding identifier. LINFlexD stores the data received from the slave in the message buffer and stores the message status in the LINSR.

34.7.1.4 Error detection and handling

LINFlexD is able to detect and handle LIN communication errors. A code stored in the LIN error status register (LINESR) signals the errors to the software.

Table 34-1 lists the errors detected in Master mode and the LINFlexD controller's response to these errors.

Table 34-1. Errors in Master mode

Error	Description	LINFlexD response to error
Bit error	During transmission, the value read back from the bus differs from the transmitted value	<ul style="list-style-type: none"> Stops the transmission of the frame after the corrupted bit Generates an interrupt if LINIER[BEIE] is set Returns to idle state
Framing error	A dominant state has been sampled on the stop bit of the currently received character (sync field, identifier, or data field)	If encountered during reception: <ul style="list-style-type: none"> Discards the current frame Generates an interrupt if LINIER[FEIE] is set Returns immediately to idle state
Checksum error	The computed checksum does not match the received checksum	If encountered during reception: <ul style="list-style-type: none"> Discards the current frame Generates an interrupt if LINIER[CEIE] is set Returns to idle state
Response and frame timeout	Refer to Section 34.12.1, 8-bit timeout counter , for more details	

34.7.2 Slave mode

In Slave mode the software uses the message buffer to handle the LIN messages.

Slave mode is selected when the LINCR1[MME] is cleared.

34.7.2.1 Data transmission (transceiver as publisher)

When LINFlexD receives the identifier, an RX interrupt is generated. The software must:

- Read the received ID in the BIDR register
- Fill the BDR registers
- Specify the data field length using the BIDR[DFL] field
- Trigger the data transmission by setting LINCR2[DTRQ]

One or several identifier filters can be configured for transmission by setting the DIR bits in the corresponding IFCR registers and activated by setting one or several bits in the IFER register.

When at least one identifier filter is configured in transmission and activated, and if the received ID matches the filter, a specific TX interrupt is generated.

Typically, the software has to copy the data from RAM locations to the BDRL and BDRM registers. To copy the data to the right location, the software has to identify the data by means of the identifier. To avoid this and to ease the access to the RAM locations, the LINFlexD controller provides a Filter Match Index. This index value is the number of the filter which matched the received identifier.

The software can use the index in the IFMI register to directly access the pointer which points to the right data array in the RAM area and copy this data to the BDRL and BDRM registers (see [Figure 34-10](#)).

Using a filter avoids the software having to configure the direction, the data field length and the checksum type in the BDIR register. The software fills the BDRL and BDRM registers and triggers the data transmission by setting LINCR2[DTRQ].

If LINFlexD cannot provide enough TX identifier filters to handle all identifiers the software has to transmit data for, then a filter can be configured in mask mode (refer to [Section 34.7.3, Slave mode with identifier filtering](#)) in order to manage several identifiers with one filter only.

34.7.2.2 Data reception (transceiver as subscriber)

When LINFlexD receives the identifier, an RX interrupt is generated. The software must:

- Read the received ID in the BIDR register
- Specify the data field length using the BIDR[DFL] field before the reception of the stop bit of the first byte of data field

When the checksum reception is completed, an RX interrupt is generated to allow the software to read the received data in the BDR registers.

One or several identifier filters can be configured for reception by clearing the DIR bit in the corresponding IFCR registers and activated by clearing one or several bits in the IFER register.

When at least one identifier filter is configured in reception and activated, and if the received ID matches the filter, an RX interrupt is generated after the checksum reception only.

Typically, the software has to copy the data from the BDRL and BDRM registers to RAM locations. To copy the data to the right location, the software has to identify the data by means of the identifier. To avoid

this and to ease the access to the RAM locations, the LINFlexD controller provides a Filter Match Index. This index value is the number of the filter that matched the received identifier.

The software can use the index in the IFMI register to directly access the pointer that points to the right data array in the RAM area and copy this data from the BDRL and BDRM registers to the RAM (see [Figure 34-10](#)).

Using a filter avoids the software reading the ID value in the BIDR register, and configuring the direction, the data field length and the checksum type in the BIDR register.

If LINFlexD cannot provide enough RX identifier filters to handle all identifiers the software has to receive the data for, then a filter can be configured in mask mode (refer to [Section 34.7.3, Slave mode with identifier filtering](#)) in order to manage several identifiers with one filter only.

34.7.2.3 Data discard

When LINFlexD receives the identifier, an RX interrupt is generated. If the received identifier does not concern the node, the software must set LINCR2[DDRQ]. LINFlexD returns to idle state.

34.7.2.4 Error detection and handling

[Table 34-2](#) lists the errors detected in Slave mode and the LINFlexD controller's response to these errors.

Table 34-2. Errors in Slave mode

Error	Description	LINFlexD response to error
Bit error	During transmission, the value read back from the bus differs from the transmitted value	<ul style="list-style-type: none"> Stops the transmission of the frame after the corrupted bit Generates an interrupt if LINIER[BEIE] is set Returns to idle state
Framing error	A dominant state has been sampled on the stop bit of the currently received character (sync field, identifier, or data field)	If encountered during reception: <ul style="list-style-type: none"> Discards the current frame Generates an interrupt if LINIER[FEIE] is set Returns immediately to idle state
Checksum error	The computed checksum does not match the received checksum	If encountered during reception: <ul style="list-style-type: none"> Discards the received frame Generates an interrupt if LINIER[CEIE] is set Returns to idle state
Header error	An error occurred during header reception (break delimiter error, inconsistent sync field, header timeout)	If encountered during header reception, a break field error, an inconsistent sync field, or a timeout: <ul style="list-style-type: none"> Discards the header Generates an interrupt if LINIER[HEIE] is set Returns to idle state

34.7.2.5 Valid header

A received header is considered as valid when it has been received correctly according to the LIN protocol.

If a valid break field and break delimiter come before the end of the current header, or at any time during a data field, the current header or data is discarded and the state machine synchronizes on this new break.

34.7.2.6 Valid message

A received or transmitted message is considered as valid when the data has been received or transmitted without error according to the LIN protocol.

34.7.2.7 Overrun

After the message buffer is full, the next valid message reception causes an overrun and a message is lost. The LINFlexD controller sets LINSR[BOF] to signal the overrun condition. Which message is lost depends on the configuration of the RX message buffer:

- If the buffer lock function is disabled (LINCR1[RBLM] cleared), the last message stored in the buffer is overwritten by the new incoming message. In this case, the latest message is always available to the software.
- If the buffer lock function is enabled (LINCR1[RBLM] set), the most recent message is discarded and the previous message is available in the buffer.

34.7.3 Slave mode with identifier filtering

In the LIN protocol, the identifier of a message is not associated with the address of a node but related to the content of the message. Consequently a transmitter broadcasts its message to all receivers. When a slave node receives a header, it decides - depending on the identifier value - whether the software needs to receive or send a response. If the message does not target the node, it must be discarded without software intervention.

To fulfill this requirement, the LINFlexD controller provides configurable filters in order to request software intervention only if needed. This hardware filtering saves CPU resources which would otherwise be needed by software for filtering.

The filtering is accomplished through the use of IFCR registers. These registers have the names IFCR0 through IFCR7. This section also uses the nomenclature IFCR_{2n} and IFCR_{2n+1}; in this nomenclature, n is an integer, and the corresponding IFCR register is calculated using the formula in the subscript.

34.7.3.1 Filter submodes

Usually each of the eight IFCR registers is used to filter one dedicated identifier, but this means that the LINFlexD controller could filter a maximum of eight identifiers. In order to be able to handle more identifiers, the filters can be configured to operate as masks.

[Table 34-3](#) describes the two available filter submodes.

Table 34-3. Filter submodes

Submode	Description
Identifier list	Both filter registers are used as identifier registers. All bits of the incoming identifier must match the bits specified in the filter register. This is the default submode for the LINFlexD controller.
Mask	The identifier registers are associated with mask registers specifying which bits of the identifier are handled as “must match” or as “don’t care.”

The bit mapping and register organization in these two submodes is shown in [Figure 34-9](#).




Figure 34-9. Filter configuration - register organization

34.7.3.2 Identifier filter submode configuration

The identifier filters are configured in the IFCR registers. To configure an identifier filter the filter must first be deactivated by clearing the corresponding bit in the IFER[FACT] field. The submode (identifier list or mask) for the corresponding IFCR register is configured by the IFMR[IFM] field. For each filter, the IFCR register is used to configure:

- The ID or mask
- The direction (TX or RX)
- The data field length
- The checksum type

If no filter is active, an RX interrupt is generated on any received identifier event.

If at least one active filter is configured as TX, all received identifiers matching this filter generate a TX interrupt.

If at least one active filter is configured as RX, all received identifiers matching this filter generate an RX interrupt.

If no active filter is configured as RX, all received identifiers not matching TX filter(s) generate an RX interrupt.

Further details are provided in [Table 34-4](#) and [Figure 34-10](#).

Table 34-4. Filter to interrupt vector correlation

Number of active filters	Number of active filters configured as TX	Number of active filters configured as RX	Interrupt vector
0	0	0	- RX interrupt on all IDs
a (a > 0)	a	0	- TX interrupt on IDs matching the filters, - RX interrupt on all other IDs if BF bit is set, no RX interrupt if BF bit is reset
n (n = a + b)	a (a > 0)	b (b > 0)	- TX interrupt on IDs matching the TX filters, - RX interrupt on IDs matching the RX filters, - all other IDs discarded (no interrupt)
b (b > 0)	0	b	- RX interrupt on IDs matching the filters, - TX interrupt on all other IDs if BF bit is set, no TX interrupt if BF bit is reset




Figure 34-10. Identifier match index

34.7.4 Slave mode with automatic resynchronization

Automatic resynchronization must be enabled in Slave mode if $f_{ipg_clock_lin}$ tolerance is greater than 1.5%. This feature compensates a $f_{ipg_clock_lin}$ deviation up to 14%, as specified in the LIN standard.

This mode is similar to Slave mode as described in [Section 34.7.2, Slave mode](#), with the addition of automatic resynchronization enabled by the LINCR1[LASE] bit. In this mode LINFlexD adjusts the fractional baud rate generator after each synch field reception.

34.7.4.1 Automatic resynchronization method

When automatic resynchronization is enabled, after each LIN break, the time duration between five falling edges on RDI is sampled on $f_{\text{ipg_clock_lin}}$ as shown in [Figure 34-11](#). Then the LFDIV value (and its associated LINIBRR and LINFBR registers) are automatically updated at the end of the fifth falling edge. During LIN sync field measurement, the LINFlexD state machine is stopped and no data is transferred to the data register.




Figure 34-11. LIN sync field measurement

LFDIV is an unsigned fixed point number. The mantissa is coded on 20 bits in the LINIBRR register and the fraction is coded on 4 bits in the LINFBR register.

If LINCR1[LASE] is set, LFDIV is automatically updated at the end of each LIN sync field.

Three registers are used internally to manage the auto-update of the LINFlexD divider (LFDIV):

- LFDIV_NOM (nominal value written by software at LINIBRR and LINFBR addresses)
- LFDIV_MEAS (results of the Field Synch measurement)
- LFDIV (used to generate the local baud rate)

On transition to idle, break or break delimiter state due to any error or on reception of a complete frame, hardware reloads LFDIV with LFDIV_NOM.

34.7.4.2 Deviation error on the sync field

The deviation error is checked by comparing the current baud rate (relative to the slave oscillator) with the received LIN sync field (relative to the master oscillator). Two checks are performed in parallel.

The first check is based on a measurement between the first falling edge and the last falling edge of the sync field:

- If $D1 > 14.84\%$, LHE is set.
- If $D1 < 14.06\%$, LHE is not set.
- If $14.06\% < D1 < 14.84\%$, LHE can be either set or reset depending on the dephasing between the signal on LINFlexD_RX pin the $f_{ipg_clock_lin}$ clock.

The second check is based on a measurement of time between each falling edge of the sync field:

- If $D2 > 18.75\%$, LHE is set.
- If $D2 < 15.62\%$, LHE is not set.
- If $15.62\% < D2 < 18.75\%$, LHE can be either set or reset depending on the dephasing between the signal on LINFlexD_RX pin the $f_{ipg_clock_lin}$ clock.

Note that the LINFlexD does not need to check if the next edge occurs slower than expected. This is covered by the check for deviation error on the full synch byte.

34.8 Test modes

The LINFlexD controller includes two test modes, Loop back mode and Self-test mode. They can be selected by the LBKM and SFTM bits in the LINCRI register. These bits must be configured while LINFlexD is in Initialization mode. After one of the two test modes has been selected, LINFlexD must be started in Normal mode.

34.8.1 Loop Back mode

LINFlexD can be put in Loop Back mode by setting LINCRI[LBKM]. In Loop Back mode, the LINFlexD treats its own transmitted messages as received messages. This is illustrated in [Figure 34-12](#).




Figure 34-12. LINFlexD in Loop Back mode

This mode is provided for self-test functions. To be independent of external events, the LIN core ignores the LINRX signal. In this mode, the LINFlexD performs an internal feedback from its Tx output to its Rx input. The actual value of the LINRX input pin is disregarded by the LINFlexD. The transmitted messages can be monitored on the LINTX pin.

34.8.2 Self-test mode

LINFlexD can be put in Self-test mode by setting LINCRI[LBKM] and LINCRI[SFTM]. This mode can be used for a “Hot Self-test,” meaning the LINFlexD can be tested as in Loop Back mode but without

affecting a running LIN system connected to the LINTX and LINRX pins. In this mode, the LINRX pin is disconnected from the LINFlexD and the LINTX pin is held recessive. This is illustrated in [Figure 34-13](#).




Figure 34-13. LINFlexD in self-test mode

34.9 UART mode

The main features of UART mode are presented in [Section 34.2.2, UART mode features](#).

34.9.1 Data frame structure

34.9.1.1 8-bit data frame

The 8-bit UART data frame is shown in [Figure 34-14](#). The 8th bit can be a data or a parity bit. Parity (even, odd, 0, or 1) can be selected by the UARTCR[PC] field. An even parity is set if the modulo-2 sum of the 7 data bits is 1. An odd parity is cleared in this case.




Figure 34-14. UART mode 8-bit data frame

34.9.1.2 9-bit data frame

The 9-bit UART data frame is shown in [Figure 34-15](#). The 9th bit is a parity bit. Parity (even, odd, 0, or 1) can be selected by the by the UARTCR[PC] field. An even parity is set if the modulo-2 sum of the 8 data bits is 1. An odd parity is cleared in this case. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.




Figure 34-15. UART mode 9-bit data frame

34.9.1.3 16-bit data frame

The 16-bit UART data frame is shown in Figure 34-16. The 16th bit can be a data or a parity bit. Parity (even, odd, 0, or 1) can be selected by the UARTCR[PC] field. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.




Figure 34-16. UART mode 16-bit data frame

34.9.1.4 17-bit data frame

The 17-bit UART data frame is shown in Figure 34-17. The 17th bit is the parity bit. Parity (even, odd, 0, or 1) can be selected by the UARTCR[PC] field. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.




Figure 34-17. UART mode 17-bit data frame

34.9.2 Buffer

The 8-byte buffer is divided into two parts — one for receiver and one for transmitter — as shown in Table 34-5.

Table 34-5. UART buffer structure

BDR	UART mode
0	Tx0
1	Tx1
2	Tx2
3	Tx3
4	Rx0
5	Rx1
6	Rx2
7	Rx3

For 16-bit frames, the lower 8 bits are written in BDR0 and the upper 8 bits are written in BDR1.

34.9.3 UART transmitter

In order to start transmission in UART mode, the UARTCR[UART] and UARTCR[TXEN] bits must be set. Transmission starts when BDR0 (least significant data byte) is programmed. The number of bytes transmitted is equal to the value configured by the UARTCR[TDFLTFC] field (see [Table 34-18](#)).

The Transmit buffer size is as follows:

- 4 bytes when UARTCR[WL1] = 0
- 2 half-words when UARTCR[WL1] = 1

Therefore, the maximum transmission that can be triggered is 4 bytes (2 half-words). After the programmed number of bytes has been transmitted, the UARTSR[DTFTFF] flag is set. If the UARTCR[TXEN] field is cleared during a transmission, the current transmission is completed, but no further transmission can be invoked. The buffer can be configured in FIFO mode (mandatory when DMA Tx is enabled) by setting UARTCR[TFBM].

The access to the BDRL register is shown in [Table 34-6](#).

Table 34-6. BDRL access in UART mode

Access	Mode ¹	Word length ²	IPS operation result
Write Byte0	FIFO	Byte	OK
Write Byte1-2-3	FIFO	Byte	IPS transfer error
Write Half-word0-1	FIFO	Byte	IPS transfer error
Write Word	FIFO	Byte	IPS transfer error
Write Byte0-1-2-3	FIFO	Half-word	IPS transfer error
Write Half-word0	FIFO	Half-word	OK
Write Half-word1	FIFO	Half-word	IPS transfer error
Write Word	FIFO	Half-word	IPS transfer error
Read Byte0-1-2-3	FIFO	Byte/Half-word	IPS transfer error

Table 34-6. BDRM access in UART mode (continued)

Access	Mode ¹	Word length ²	IPS operation result
Read Half-word0-1	FIFO	Byte/Half-word	IPS transfer error
Read Word	FIFO	Byte/Half-word	IPS transfer error
Write Byte0-1-2-3	BUFFER	Byte/Half-word	OK
Write Half-word0-1	BUFFER	Byte/Half-word	OK
Write Word	BUFFER	Byte/Half-word	OK
Read Byte0-1-2-3	BUFFER	Byte/Half-word	OK
Read Half-word0-1	BUFFER	Byte/Half-word	OK
Read Word	BUFFER	Byte/Half-word	OK

NOTES:

¹ As specified by UARTCR[TFBM]

² As specified by the WL1 and WL0 bits of the UARTCR register. In UART FIFO mode (UARTCR[TFBM] = 1), any read operation causes an IPS transfer error.

34.9.4 UART receiver

Reception of a data byte is started as soon as the software completes the following tasks in order:

1. Exits Initialization mode.
2. Sets the UARTCR[RXEN] field.
3. Detects the start bit of the data frame.

There is a dedicated data buffer for received data bytes. Its size is as follows:

- 4 bytes when UARTCR[WL1] = 0
- 2 half-words when UARTCR[WL1] = 1

After the programmed number (RDFL bits) of bytes has been received, the UARTSR[DRFRFE] field is set. If the UARTCR[RXEN] field is cleared during a reception, the current reception is completed, but no further reception can be invoked until UARTCR[RXEN] is set again.

The buffer can be configured in FIFO mode (required when DMA Rx is enabled) by setting UARTCR[RFBM].

The access to the BDRM register is shown in [Table 34-7](#).

Table 34-7. BDRM access in UART mode

Access	Mode ¹	Word length ²	IPS operation result
Read Byte4	FIFO	Byte	OK
Read Byte5-6-7	FIFO	Byte	IPS transfer error
Read Half-word2-3	FIFO	Byte	IPS transfer error
Read Word	FIFO	Byte	IPS transfer error
Read Byte4-5-6-7	FIFO	Half-word	IPS transfer error

Table 34-7. BDRM access in UART mode (continued)

Access	Mode ¹	Word length ²	IPS operation result
Read Half-word ²	FIFO	Half-word	OK
Read Half-word ³	FIFO	Half-word	IPS transfer error
Read Word	FIFO	Half-word	IPS transfer error
Write Byte ⁴⁻⁵⁻⁶⁻⁷	FIFO	Byte/Half-word	IPS transfer error
Write Half-word ²⁻³	FIFO	Byte/Half-word	IPS transfer error
Write Word	FIFO	Byte/Half-word	IPS transfer error
Read Byte ⁴⁻⁵⁻⁶⁻⁷	BUFFER	Byte/Half-word	OK
Read Half-word ²⁻³	BUFFER	Byte/Half-word	OK
Read Word	BUFFER	Byte/Half-word	OK
Write Byte ⁴⁻⁵⁻⁶⁻⁷	BUFFER	Byte/Half-word	IPS transfer error
Write Half-word ²⁻³	BUFFER	Byte/Half-word	IPS transfer error
Write Word	BUFFER	Byte/Half-word	IPS transfer error

NOTES:

¹ As specified by UARTCR[RFBM]

² As specified by the WL1 and WL0 bits of the UARTCR register

Table 34-8 lists some common scenarios, controller responses, and suggestions when the LINFlexD controller is acting as a UART receiver.

Table 34-8. UART receiver scenarios

Scenario	Responses and suggestions
The software does not know (in advance) how many bytes will be received.	Do not program UARTCR[RDFLRFC] in advance. When this field is zero (as it is after reset), reception occurs on a byte-by-byte basis. Therefore, the state machine will move to IDLE state after each byte is received.
UARTCR[RDFLRFC] is programmed for a certain number of bytes received, but the actual number of bytes received is smaller.	The reception will hang. In this case, the software must monitor the UARTSR[TO] field, and move to IDLE state by setting LINCR1[SLEEP].

Table 34-8. UART receiver scenarios (continued)

Scenario	Responses and suggestions
A STOP request arrives before the reception is completed.	The request is acknowledged only after the programmed number of data bytes are received. In other words, the STOP request is not serviced immediately. In this case, the software must monitor the UARTSR[TO] field and move the state machine to IDLE state as appropriate. The stop request will be serviced only after this is complete.
A parity error occurs during the reception of a byte.	The corresponding UARTSR[PE n] field is set. No interrupt is generated.
A framing error occurs during the reception of a byte.	<ul style="list-style-type: none"> • UARTSR[FE] is set. • If LINIER[FEIE] = 1, an interrupt is generated. This interrupt is helpful in identifying which byte has the framing error, since there is only one register bit for framing errors.
A new byte has been received, but the last received frame has not been read from the buffer (UARTSR[RMB] has not yet been cleared by the software)	<ul style="list-style-type: none"> • An overrun error will occur (UARTSR[BOF] will be set). • One message will be lost (depending on the setting of LINCR[RBLM]). • An interrupt is generated if LINIER[BOIE] is set.

34.10 Memory map and register description

Table 34-9 shows the base addresses for the LINFlexD modules. These addresses are not affected by Lock Step Mode (LSM) or Decoupled Parallel Mode (DPM). Table 34-10 shows the LINFlexD memory/register map.

Table 34-9. LINFlexD module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM) Decoupled Parallel Mode (DPM)	LINFlexD_0	0xFFE4_0000
	LINFlexD_1	0xFFE4_4000
	LINFlexD_2	0xFFE4_8000
	LINFlexD_3	0xFFE4_C000

Table 34-10. LINFlexD memory map

Offset from LINFlexD_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	LIN Control Register 1 (LINCR1)	R/W	0x0000_00U2 ³	on page 34-25
0x0004	LIN Interrupt Enable Register (LINIER)	R/W	0x0000_0000	on page 34-27
0x0008	LIN Status Register (LINSR)	R/W	0x0000_0040	on page 34-29
0x000C	LIN Error Status Register (LINESR)	R/W	0x0000_0000	on page 34-32

Table 34-10. LINFlexD memory map (continued)

Offset from LINFlexD_BASE	Register	Access ¹	Reset Value ²	Location
0x0010	UART Mode Control Register (UARTCR)	R/W	0x0000_0000	on page 34-33
0x0014	UART Mode Status Register (UARTSR)	R/W	0x0000_0000	on page 34-36
0x0018	LIN Timeout Control Status Register (LINTCSR)	R/W	0x0000_0200	on page 34-38
0x001C	LIN output compare register (LINOOCR)	R/W	0x0000_FFFF	on page 34-39
0x0020	LIN timeout control register (LINTOCR)	R/W	0x0000_0EUB ³	on page 34-39
0x0024	LIN Fractional Baud Rate Register (LINFBR)	R/W	0x0000_0000	on page 34-40
0x0028	LIN Integer Baud Rate Register (LINIBRR)	R/W	0x0000_0000	on page 34-40
0x002C	LIN Checksum Field Register (LINCFR)	R/W	0x0000_0000	on page 34-41
0x0030	LIN Control Register 2 (LINC2)	R/W	0x0000_U000 ³	on page 34-42
0x0034	Buffer identifier register (BIDR)	R/W	0x0000_0000	on page 34-43
0x0038	Buffer Data Register Least Significant (BDRL)	R/W	0x0000_0000	on page 34-44
0x003C	Buffer Data Register Most Significant (BDRM)	R/W	0x0000_0000	on page 34-45
0x0040	Identifier Filter Enable Register (IFER)	R/W	0x0000_0000	on page 34-45
0x0044	Identifier Filter Match Index (IFMI)	R/W	0x0000_0000	on page 34-46
0x0048	Identifier Filter Mode Register (IFMR)	R/W	0x0000_0000	on page 34-47
0x004C	Identifier Filter Control Register 0 (IFCR0)	R/W	0x0000_0000	on page 34-47
0x0050	Identifier Filter Control Register 1 (IFCR1)	R/W	0x0000_0000	on page 34-47
0x0054	Identifier Filter Control Register 2 (IFCR2)	R/W	0x0000_0000	on page 34-47
0x0058	Identifier Filter Control Register 3 (IFCR3)	R/W	0x0000_0000	on page 34-47
0x005C	Identifier Filter Control Register 4 (IFCR4)	R/W	0x0000_0000	on page 34-47

Table 34-10. LINFlexD memory map (continued)

Offset from LINFlexD_BASE	Register	Access ¹	Reset Value ²	Location
0x0060	Identifier Filter Control Register 5 (IFCR5)	R/W	0x0000_0000	on page 34-47
0x0064	Identifier Filter Control Register 6 (IFCR6)	R/W	0x0000_0000	on page 34-47
0x0068	Identifier Filter Control Register 7 (IFCR7)	R/W	0x0000_0000	on page 34-47
0x006C	Identifier Filter Control Register 8 (IFCR8)	R/W	0x0000_0000	on page 34-47
0x0070	Identifier Filter Control Register 9 (IFCR9)	R/W	0x0000_0000	on page 34-47
0x0074	Identifier Filter Control Register 10 (IFCR10)	R/W	0x0000_0000	on page 34-47
0x0078	Identifier Filter Control Register 11 (IFCR11)	R/W	0x0000_0000	on page 34-47
0x007C	Identifier Filter Control Register 12 (IFCR12)	R/W	0x0000_0000	on page 34-47
0x0080	Identifier Filter Control Register 13 (IFCR13)	R/W	0x0000_0000	on page 34-47
0x0084	Identifier Filter Control Register 14 (IFCR14)	R/W	0x0000_0000	on page 34-47
0x0088	Identifier filter control register 15 (IFCR15)	R/W	0x0000_0000	on page 34-47
0x008C	Global Control Register (GCR)	R/W	0x0000_0000	on page 34-48
0x0090	UART Preset Timeout Register (UARTPTO)	R/W	0x0000_0FFF	on page 34-49
0x0094	UART Current Timeout Register (UARTCTO)	R	0x0000_0000	on page 34-50
0x0098	DMA Tx Enable Register (DMATXE)	R/W	0x0000_0000	on page 34-51
0x009C	DMA Rx Enable Register (DMARXE)	R/W	0x0000_0000	on page 34-51
0x00A0–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

³ One or more bits (indicated by “U”) are of indeterminate value at Reset. See register for more information.

34.10.1 LIN Control Register 1 (LINC1)

Address: Base + 0x00

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CCD ¹	CFD ¹	LASE ¹	AWUM ¹	MBL ¹				BF ¹	SFTM ¹	LBKM ¹	MME ¹	SBDT ¹	RBLM ¹	SLEEP	INIT
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0/1 ²	0	0	1	0

¹ These fields are writable only in Initialization mode (LINC1[INIT] = 1).

² Resets to 0 in Slave mode and to 1 in Master mode

Figure 34-18. LIN Control Register 1 (LINC1)

Table 34-11. LINC1 field descriptions

Field	Description
CCD	Checksum Calculation disable This bit disables the checksum calculation (see Table 34-12). 0 Checksum calculation is done by hardware. When this bit is reset the LINC1FR register is read-only. 1 Checksum calculation is disabled. When this bit is set the LINC1FR register is read/write. User can program this register to send a software calculated CRC (provided CFD is reset). Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.
CFD	Checksum field disable This bit disables the checksum field transmission (see Table 34-12). 0 Checksum field is sent after the required number of data bytes is sent. 1 No checksum field is sent. Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.
LASE	LIN Slave Automatic Resynchronization Enable 0 Automatic resynchronization disable. 1 Automatic resynchronization enable. Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.
AWUM	Automatic Wake-Up Mode This bit controls the behavior of the LINFlexD hardware during Sleep mode. 0 The Sleep mode is exited on software request by clearing the SLEEP bit of the LINC1R register. 1 The Sleep mode is exited automatically by hardware on RX dominant state detection. The SLEEP bit of the LINC1R register is cleared by hardware whenever WUF bit in LINSR is set. Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.
MBL	LIN Master Break Length These bits indicate the Break length in Master mode (see Table 34-13). Note: These bits can be written in Initialization mode only. They are read-only in Normal or Sleep mode.

Table 34-11. LINCR1 field descriptions (continued)

Field	Description
BF	<p>Bypass filter</p> <p>0 No interrupt if ID does not match any filter.</p> <p>1 An RX interrupt is generated on ID not matching any filter.</p> <p>Notes:</p> <ul style="list-style-type: none"> If no filter is activated, this bit is reserved. This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.
SFTM	<p>Self-test Mode</p> <p>This bit controls the Self-test mode. For more details please refer to Section 34.8.2, Self-test mode.</p> <p>0 Self-test mode disable.</p> <p>1 Self-test mode enable.</p> <p>Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.</p>
LBKM	<p>Loop Back Mode</p> <p>This bit controls the Loop Back mode. For more details please refer to Section 34.8.1, Loop Back mode.</p> <p>0 Loop Back mode disable.</p> <p>1 Loop Back mode enable.</p> <p>Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode</p>
MME	<p>Master Mode Enable</p> <p>0 Slave mode enable.</p> <p>1 Master mode enable.</p> <p>Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.</p>
SBDT	<p>Slave Mode Break Detection Threshold</p> <p>0 11-bit break.</p> <p>1 10-bit break.</p> <p>Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.</p>
RBLM	<p>Receive Buffer Locked Mode</p> <p>0 Receive Buffer not locked on overrun. Once the Slave Receive Buffer is full the next incoming message overwrites the previous one.</p> <p>1 Receive Buffer locked against overrun. Once the Receive Buffer is full the next incoming message is discarded.</p> <p>Note: This bit can be written in Initialization mode only. It is read-only in Normal or Sleep mode.</p>
SLEEP	<p>Sleep Mode Request</p> <p>This bit is set by software to request LINFlexD to enter Sleep mode.</p> <p>This bit is cleared by software to exit Sleep mode or by hardware if the AWUM bit in LINCR1 and the WUF bit in LINSR are set (see Table 34-14).</p>
INIT	<p>Initialization Request</p> <p>The software sets this bit to switch hardware into Initialization mode. If the SLEEP bit is reset, LINFlexD enters Normal mode when clearing the INIT bit (see Table 34-14).</p>

Table 34-12. Checksum bits configuration

CFD	CCD	LINCFR	Checksum sent
1	1	Read/Write	None
1	0	Read-only	None
0	1	Read/Write	Programmed in LINCFR by bits CF[0:7]
0	0	Read-only	Hardware calculated

Table 34-13. LIN master break length selection

MBL	Length	MBL	Length
0000	10-bit	1000	18-bit
0001	11-bit	1001	19-bit
0010	12-bit	1010	20-bit
0011	13-bit	1011	21-bit
0100	14-bit	1100	22-bit
0101	15-bit	1101	23-bit
0110	16-bit	1110	36-bit
0111	17-bit	1111	50-bit

Table 34-14. Operating mode selection

SLEEP	INIT	Operating mode
1	0	Sleep (reset value)
x	1	Initialization
0	0	Normal

34.10.2 LIN Interrupt Enable Register (LINIER)

Address: Base + 0x0004

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZIE	OCIE	BEIE	CEIE	HEIE	0	0	FEIE	BOIE	LSIE	WUI E	DBFIE	DBEIE TOIE	DRIE	DTIE	HRIE
W	w1c	w1c	w1c	w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-19. LIN Interrupt Enable Register (LINIER)

Table 34-15. LINIER field descriptions

Field	Description
SZIE	Stuck at Zero Interrupt Enable 0 No interrupt when SZF bit in LINESR or UARTSR is set. 1 Interrupt generated when SZF bit in LINESR or UARTSR is set.

Table 34-15. LINIER field descriptions (continued)

Field	Description
OCIE	Output Compare Interrupt Enable 0 No interrupt when OCF bit in LINESR or UARTSR is set. 1 Interrupt generated when OCF bit in LINESR or UARTSR is set.
BEIE	Bit Error Interrupt Enable 0 No interrupt when BEF bit in LINESR is set. 1 Interrupt generated when BEF bit in LINESR is set.
CEIE	Checksum Error Interrupt Enable 0 No interrupt on Checksum error. 1 Interrupt generated when checksum error flag (CEF) is set in LINESR.
HEIE	Header Error Interrupt Enable 0 No interrupt on Break Delimiter error, Synch Field error, ID field error. 1 Interrupt generated on Break Delimiter error, Synch Field error, ID field error.
FEIE	Framing Error Interrupt Enable 0 No interrupt on Framing error. 1 Interrupt generated on Framing error.
BOIE	Buffer Overrun Interrupt Enable 0 No interrupt on Buffer overrun. 1 Interrupt generated on Buffer overrun.
LSIE	LIN State Interrupt Enable 0 No interrupt on LIN state change. 1 Interrupt generated on LIN state change. This interrupt can be used for debugging purposes. It has no status flag but is reset when writing '1111' into the LIN state bits in the LINSR register.
WUIE	Wake-up Interrupt Enable 0 No interrupt when WUF bit in LINSR or UARTSR is set. 1 Interrupt generated when WUF bit in LINSR or UARTSR is set.
DBFIE	Data Buffer Full Interrupt Enable 0 No interrupt when buffer data register is full. 1 Interrupt generated when data buffer register is full.
DBEIETOIE	Data Buffer Empty Interrupt Enable / Timeout Interrupt Enable 0 No interrupt when buffer data register is empty. 1 Interrupt generated when data buffer register is empty. Note: An interrupt is generated if this bit is set and one of the following is true: LINFlexD is in LIN mode and LINSR[DBEF] is set. LINFlexD is in UART mode and UARTSR[TO] is set.
DRIE	Data Reception Complete Interrupt Enable 0 No interrupt is generated when data reception is completed. 1 An interrupt generated when the data reception complete flag LINSR[DRF] or UARTSR[DRFRFE] is set. Note: In UART FIFO mode, the UARTSR[DRFRFE] bit is immediately set, indicating that the Rx FIFO is empty. If the DRIE bit is set, it continuously triggers the Rx interrupt and causes the DMA transfer to fail. This bit should not be set in UART FIFO mode.
DTIE	Data Transmitted Interrupt Enable 0 No interrupt when data transmission is completed. 1 Interrupt generated when data transmitted flag (DTF) is set in LINSR or UARTSR register.

Table 34-15. LINIER field descriptions (continued)

Field	Description
HRIE	Header Received Interrupt Enable 0 No interrupt when a valid LIN header has been received. 1 Interrupt generated when a valid LIN header has been received, that is, HRF bit in LINSR register is set.

34.10.3 LIN Status Register (LINSR)

Address: Base + 0x08 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LINS				0	0	RMB	0	RBSY	RPS	WUF	DBF F	DBEF	DRF	DTF	HRF
W	w1c	w1c	w1c	w1c			w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 34-20. LIN Status Register (LINSR)

Table 34-16. LINSR field descriptions

Field	Description
LINS	<p>LIN state</p> <p>LIN mode states description</p> <p>0000: Sleep mode LINFlexD is in Sleep mode to save power consumption.</p> <p>0001 Initialization mode LINFlexD is in Initialization mode.</p> <p>0010 Idle This state is entered on several events:</p> <ul style="list-style-type: none"> • SLEEP bit and INIT in LINCR1 register have been cleared by software, • A falling edge has been received on RX pin and AWUM bit is set, • The previous frame reception or transmission has been completed or aborted. <p>0011 Break In Slave mode, a falling edge followed by a dominant state has been detected. Receiving Break. In Slave mode, in case of error new LIN state can be either Idle or Break depending on last bit state. If last bit is dominant new LIN state is Break, otherwise Idle. In Master mode, Break transmission ongoing.</p> <p>0100 Break Delimiter In Slave mode, a valid Break has been detected. Refer to LINCR1 register for break length configuration (10-bit or 11-bit). Waiting for a rising edge. In Master mode, Break transmission has been completed. Break Delimiter transmission is ongoing.</p> <p>0101 Synch Field In Slave mode, a valid Break Delimiter has been detected (recessive state for at least one bit time). Receiving Synch Field. In Master mode, Synch Field transmission is ongoing.</p> <p>0110 Identifier Field In Slave mode, a valid Synch Field has been received. Receiving ID Field. In Master mode, identifier transmission is ongoing.</p> <p>0111 Header reception/transmission completed In Slave mode, a valid header has been received and identifier field is available in the BIDR register. In Master mode, header transmission is completed.</p> <p>1000 Data reception/transmission Response reception/transmission is ongoing.</p> <p>1001 Checksum Data reception/transmission completed. Checksum reception/transmission ongoing. In UART mode, only the following states are flagged by the LIN state bits:</p> <ul style="list-style-type: none"> • Init • Sleep • Idle • Data transmission/reception
RMB	<p>Release Message Buffer</p> <p>0 Buffer is free.</p> <p>1 Buffer ready to be read by software. This bit must be cleared by software after reading data received in the buffer.</p> <p>This bit is cleared by hardware in Initialization mode.</p>
RBSY	<p>Receiver Busy Flag</p> <p>0 Receiver is Idle.</p> <p>1 Reception ongoing.</p> <p>Note: In Slave mode, after header reception, if DIR bit in BIDR is reset and reception starts then this bit is set. In this case, user cannot set DTRQ bit in LINCR2.</p>

Table 34-16. LINSR field descriptions (continued)

Field	Description
RPS	<p>LIN receive pin state</p> <p>This bit reflects the current status of LINRX pin for diagnostic purposes.</p>
WUF	<p>Wake-up Flag</p> <p>This bit is set by hardware and indicates to the software that LINFlexD has detected a falling edge on the LINRX pin when</p> <ul style="list-style-type: none"> • Slave is in Sleep mode, • Master is in Sleep mode or idle state. <p>This bit must be cleared by software. It is reset by hardware in Initialization mode. An interrupt is generated if WUIE bit in LINIER is set.</p>
DBFF	<p>Data Buffer Full Flag</p> <p>This bit is set by hardware and indicates the buffer is full. It is set only when receiving extended frames (DFL > 7).</p> <p>This bit must be cleared by software. It is reset by hardware in Initialization mode.</p>
DBEF	<p>Data Buffer Empty Flag</p> <p>This bit is set by hardware and indicates the buffer is empty. It is set only when transmitting extended frames (DFL > 7).</p> <p>This bit must be cleared by software, once buffer has been filled again, in order to start transmission. This bit is reset by hardware in Initialization mode.</p>
DRF	<p>Data Reception Completed Flag</p> <p>This bit is set by hardware and indicates the data reception is completed.</p> <p>This bit must be cleared by software. It is reset by hardware in Initialization mode.</p> <p>Note: This flag is not set in case of bit error or framing error.</p>
DTF	<p>Data Transmission Completed Flag</p> <p>This bit is set by hardware and indicates the data transmission is completed.</p> <p>This bit must be cleared by software. It is reset by hardware in Initialization mode.</p> <p>Note: This flag is not set in case of bit error if IOBE bit is reset.</p>
HRF	<p>Header Reception Flag</p> <p>This bit is set by hardware and indicates a valid header reception is completed.</p> <p>This bit must be cleared by software. This bit is reset by hardware in Initialization mode and at end of completed or aborted frame.</p> <p>Note: If filters are enabled, this bit is set only when identifier software filtering is required, that is to say:</p> <ul style="list-style-type: none"> • All filters are inactive and BF bit in LINCR1 is set • No match in any filter and BF bit in LINCR1 is set • TX filter match

34.10.4 LIN Error Status Register (LINESR)

Address: Base + 0x000C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZF	OCF	BEF	CEF	SFE F	BDEF	IDPEF	FEF	BOF	0	0	0	0	0	0	NF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c							w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-21. LIN Error Status Register (LINESR)

Table 34-17. LINESR field descriptions

Field	Description
SZF	Stuck at zero Flag This bit is set by hardware when the bus is dominant for more than a 100-bit time. It is cleared by software.
OCF	Output Compare Flag 0 No output compare event occurred. 1 The contents of the counter match the contents of OC1[0:7] or OC2[0:7] in the LINOCCR register. If this bit is set and the LINTCSR[IOT] bit is set, LINFlexD moves to Idle state. If the LINTCSR[LTOM] bit is set, OCF is reset by hardware in Initialization mode. If the LINTCSR[LTOM] bit is cleared, then OCF maintains its status regardless of mode.
BEF	Bit Error Flag This bit is set by hardware and indicates to the software that LINFlexD has detected a bit error. This error can occur during response field transmission (Slave and Master modes) or during header transmission (in Master mode). This bit is cleared by software.
CEF	Checksum error Flag This bit is set by hardware and indicates that the received checksum does not match the hardware calculated checksum. This bit is cleared by software. Note: This bit is never set if either the LINC1R1[CCD] or LINC1R1[CFD] bit is set.
SFEF	Synch Field Error Flag This bit is set by hardware and indicates that a Synch Field error occurred (inconsistent Synch Field).
BDEF	Break Delimiter Error Flag This bit is set by hardware and indicates that the received Break Delimiter is too short (less than one bit time).
IDPEF	Identifier Parity Error Flag This bit is set by hardware and indicates that a Identifier Parity error occurred. Note: Header interrupt is triggered when the SFEF, BDEF, or IDPEF bit is set and LINIER[HEIE] bit in is set.

Table 34-17. LINESR field descriptions (continued)

Field	Description
FEF	Framing Error Flag This bit is set by hardware and indicates to the software that LINFlexD has detected a framing error (invalid stop bit). This error can occur during reception of any data in the response field (Master or Slave mode) or during reception of Synch Field or Identifier Field in Slave mode.
BOF	Buffer Overrun Flag This bit is set by hardware when a new data byte is received and the buffer full flag is not cleared. If the LINCR1[RBLM] bit is set, then the new byte received is discarded. If LINCR1[RBLM] is cleared, then the new byte overwrites the buffer. This bit can be cleared by software.
NF	Noise Flag This bit is set by hardware when noise is detected on a received character. This bit is cleared by software.

34.10.5 UART Mode Control Register (UARTCR)

Address: Base + 0x10

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
R	TDFLTFC ¹				RDFLRFC ¹				RFBM ²	TFBM ²	WL1	PC1 ²	RXEN	TXEN	PC0 ²	PCE ₂	WL0	UART	
W																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ These fields are read/write in UART buffer mode and read-only in other modes.

² These fields are writable only in Initialization mode (LINCR1[INIT] = 1).

Figure 34-22. UART Mode Control Register (UARTCR)

Table 34-18. UARTCR field descriptions

Field	Description
TDFLTC	<p>Transmitter data field length / Tx FIFO counter</p> <p>This field has one of two functions depending on the mode of operation as follows:</p> <ul style="list-style-type: none"> When LINFlexD is in UART buffer mode (TFBM = 0), TDFLTC defines the number of bytes to be transmitted. The field is read/write in this configuration. The first bit is reserved and not implemented. The permissible values are as follows (with X representing the unimplemented first bit): 0bX00: 1 byte 0bX01: 2 bytes 0bX10: 3 bytes 0bX11: 4 bytes When the UART data length is configured as half-word (WL = 0b10 or 0b11), the only valid values for TDFLTC are 0b001 and 0b011. When LINFlexD is in UART FIFO mode (TFBM = 1), TDFLTC contains the number of entries (bytes) of the Tx FIFO. The field is read-only in this configuration. The permissible values are as follows: 0b000: Empty 0b001: 1 byte 0b010: 2 bytes 0b011: 3 bytes 0b100: 4 bytes All other values are reserved. <p>Note: This field is meaningful and can be programmed only when the UART bit is set.</p>
RDFLRFC	<p>Receiver data field length / Rx FIFO counter</p> <p>This field has one of two functions depending on the mode of operation as follows:</p> <ul style="list-style-type: none"> When LINFlexD is in UART buffer mode (RFBM = 0), RDFLRFC defines the number of bytes to be received. The field is read/write in this configuration. The first bit is reserved and not implemented. The permissible values are as follows (with X representing the unimplemented first bit): 0bX00: 1 byte 0bX01: 2 bytes 0bX10: 3 bytes 0bX11: 4 bytes When the UART data length is configured as half-word (WL = 0b10 or 0b11), the only valid values for RDFLRFC are 0b001 and 0b011. When LINFlexD is in UART FIFO mode (RFBM = 1), RDFLRFC contains the number of entries (bytes) of the Rx FIFO. The field is read-only in this configuration. The permissible values are as follows: 0b000: Empty 0b001: 1 byte 0b010: 2 bytes 0b011: 3 bytes 0b100: 4 bytes All other values are reserved. <p>Note: This field is meaningful and can be programmed only when the UART bit is set.</p>
RFBM	<p>Rx FIFO/buffer mode</p> <p>0 Rx buffer mode enabled. 1 Rx FIFO mode enabled (mandatory in DMA Rx mode).</p> <p>Note: This field can be programmed in initialization mode only when the UART bit is set.</p>
TFBM	<p>Tx FIFO/buffer mode</p> <p>0 Tx buffer mode enabled. 1 Tx FIFO mode enabled (mandatory in DMA Tx mode).</p> <p>Note: This field can be programmed in initialization mode only when the UART bit is set.</p>

Table 34-18. UARTCR field descriptions (continued)

Field	Description
RXEN	Receiver Enable 0 Receiver disabled. 1 Receiver enabled. This field can be programmed only when the UART bit is set.
TXEN	Transmitter Enable 0 Transmitter disabled. 1 Transmitter enabled. This field can be programmed only when the UART bit is set. Note: Transmission starts when this bit is set and when writing DATA0 in the BDRL register.
PC	Parity control 00 Parity sent is even. 01 Parity sent is odd. 10 A logical 0 is always transmitted/checked as parity bit. 11 A logical 1 is always transmitted/checked as parity bit. Note: This field can be programmed in initialization mode only when the UART bit is set.
PCE	Parity Control Enable 0 Parity transmit/check disabled 1 Parity transmit/check enabled Note: This field can be programmed in Initialization mode only when the UART bit is set.
WL	Word length in UART mode 00 7 data bits + parity. 01 8 data bits when PCE = 0 or 8 data bits + parity when PCE = 1. 10 15 data bits + parity. 11 16 data bits when PCE = 0 or 16 data bits + parity when PCE = 1. Note: This field can be programmed in Initialization mode only when the UART bit is set.
UART	UART mode enable 0 LIN mode. 1 UART mode. This field can be programmed in Initialization mode only.

34.10.6 UART Mode Status Register (UARTSR)

Address: Base + 0x14

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZF	OCF	PE3	PE2	PE1	PE0	RMB	FEF	BOF	RPS	WUF	0	TO	DRFRFE	DTFTFF	NF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-23. UART Mode Status Register (UARTSR)

Table 34-19. UARTSR field descriptions

Field	Description
SZF	Stuck at Zero Flag This bit is set by hardware when the bus is dominant for more than a 100-bit time. It is cleared by software.
OCF	OCF Output Compare Flag 0 No output compare event occurred. 1 The content of the counter has matched the content of OC1[0:7] or OC2[0:7] in LINOCR. An interrupt is generated if the OCIE bit in LINIER register is set.
PE3	Parity Error Flag Rx3 This bit indicates if a parity error is detected in the corresponding received byte (Rx3). No interrupt is generated if this error occurs. 0 No parity error. 1 Parity error.
PE2	Parity Error Flag Rx2 This bit indicates if a parity error is detected in the corresponding received byte (Rx2). No interrupt is generated if this error occurs. 0 No parity error. 1 Parity error.
PE1	Parity Error Flag Rx1 This bit indicates if a parity error is detected in the corresponding received byte (Rx1). No interrupt is generated if this error occurs. 0 No parity error. 1 Parity error.
PE0	Parity Error Flag Rx0 This bit indicates if a parity error is detected in the corresponding received byte (Rx0). No interrupt is generated if this error occurs. 0 No parity error. 1 Parity error.

Table 34-19. UARTSR field descriptions (continued)

Field	Description
RMB	<p>Release Message Buffer</p> <p>0 Buffer is free.</p> <p>1 Buffer ready to be read by software. This bit must be cleared by software after reading data received in the buffer.</p> <p>This bit is cleared by hardware in Initialization mode.</p>
FEF	<p>Framing Error Flag</p> <p>This bit is set by hardware and indicates to the software that LINFlexD has detected a framing error (invalid stop bit).</p>
BOF	<p>FIFO/buffer overrun flag</p> <p>This bit is set by hardware when a new data byte is received and the RMB bit is not cleared in UART buffer mode. In UART FIFO mode, this bit is set when there is a new byte and the Rx FIFO is full. In UART FIFO mode, once Rx FIFO is full, the new received message is discarded regardless of the value of LINCR1[RBLM].</p> <p>If LINCR1[RBLM] = 1, the new byte received is discarded.</p> <p>If LINCR1[RBLM] = 0, the new byte overwrites buffer.</p> <p>This field can be cleared by writing a 1 to it. An interrupt is generated if LINIER[BOIE] is set.</p>
RPS	<p>LIN Receive Pin State</p> <p>This bit reflects the current status of LINRX pin for diagnostic purposes.</p>
WUF	<p>Wake-up Flag</p> <p>This bit is set by hardware and indicates to the software that LINFlexD has detected a falling edge on the LINRX pin in Sleep mode.</p> <p>This bit must be cleared by software. It is reset by hardware in Initialization mode.</p> <p>An interrupt is generated if WUIE bit in LINIER is set.</p>
TO	<p>Timeout</p> <p>The LINFlexD controller sets this field when a UART timeout occurs — that is, when the value of UARTCTO becomes equal to the preset value of the timeout (UARTPTO register setting). This field should be cleared by software. The GCR[SR] field should be used to reset the receiver FSM to idle state in case of UART timeout for UART reception depending on the application both in buffer and FIFO mode.</p> <p>An interrupt is generated when LINIER[DBEIE] is set on the Error interrupt line in UART mode.</p>
DRFRFE	<p>Data reception completed flag / Rx FIFO empty flag</p> <p>The LINFlexD controller sets this field as follows:</p> <ul style="list-style-type: none"> In UART buffer mode (RFBM = 0), it indicates that the number of bytes programmed in RDFL has been received. This field should be cleared by software. An interrupt is generated if LINIER[DRIE] is set. This field is set in case of framing error, parity error, or overrun. This field reflects the same value as in LINESR when in Initialization mode and UART bit is set. In UART FIFO mode (RFBM = 1), it indicates that the Rx FIFO is empty. This field is a read-only field used internally by the DMA Rx interface.
DTFTFF	<p>Data transmission completed flag / Tx FIFO full flag</p> <p>The LINFlexD controller sets this field as follows:</p> <ul style="list-style-type: none"> In UART buffer mode (TFBM = 0), it indicates that the data transmission is completed. This field should be cleared by software. An interrupt is generated if LINIER[DTIE] is set. This field reflects the same value as in LINESR when in Initialization mode and UART bit is set. In UART FIFO mode (TFBM = 1), it indicates that the Tx FIFO is full. This field is a read-only field used internally by the DMA Tx interface.

Table 34-19. UARTSR field descriptions (continued)

Field	Description
NF	Noise Flag This bit is set by hardware when noise is detected on a received character. This bit is cleared by software.

34.10.7 LIN Timeout Control Status Register (LINTCSR)

Address: Base + 0x18

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	LTOM ¹	IOT ¹	TOCE ¹	CNT							
W						w1c	w1c	w1c								
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

¹ These fields are writable only in Initialization mode (LINC1[INIT] = 1).

Figure 34-24. LIN Timeout Control Status Register (LINTCSR)

Table 34-20. LINTCSR field descriptions

Name	Description
LTOM	LIN timeout mode 0 LIN timeout mode (header, response and frame timeout detection). 1 Output compare mode. Note: This bit can be set/cleared in Initialization mode only.
IOT	Idle on Timeout 0 LIN state machine not reset to Idle on timeout event. 1 LIN state machine reset to Idle on timeout event. Note: This bit can be set/cleared in Initialization mode only.
TOCE	Timeout counter enable 0 Timeout counter disable. OCF bit in LINESR or UARTSR is not set on an output compare event. 1 Timeout counter enable. OCF bit is set if an output compare event occurs. Note: The TOCE bit is configurable by software in Initialization mode. If LIN state is not Init and if timer is in LIN timeout mode, then hardware takes control of TOCE bit.
CNT	Counter Value These bits indicate the LIN Timeout counter value.

34.10.8 LIN Output Compare Register (LINOCR)

Address: Base + 0x1C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OC2 ¹								OC1 ¹							
W	w1c ¹								w1c ¹							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

¹ If LINTCSR[LTOM] = 1, these fields are read-only.

Figure 34-25. LIN Output Compare Register (LINOCR)

Table 34-21. LINOCR field descriptions

Field	Description
OC2	Output compare 2 value These bits contain the value to be compared to the value of LINTCSR[CNT].
OC1	Output compare 1 value These bits contain the value to be compared to the value of LINTCSR[CNT].

34.10.9 LIN Timeout Control Register (LINTOCR)

Address: Base + 0x20 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	0	0	0	0	RTO				0	HTO ³							
W																	
Reset	0	0	0	0	1	1	1	0	0	0	0/1 ¹	0/1 ²	1	1	0	0	

¹ Resets to 1 in Slave mode and to 0 in Master mode
² Resets to 0 in Slave mode and to 1 in Master mode
³ HTO field can only be written in slave mode, LINC1R1[MME] = 0.

Figure 34-26. LIN Timeout Control Register (LINTOCR)

Table 34-22. LINTOCR field descriptions

Field	Description
RTO	Response timeout value This register contains the response timeout duration (in bit time) for 1 byte. The reset value is 0xE = 14, corresponding to $T_{Response_Maximum} = 1.4 \times T_{Response_Nominal}$

Table 34-22. LINTOCR field descriptions (continued)

Field	Description
HTO	Header timeout value This register contains the header timeout duration (in bit time). This value does not include the first 11 dominant bits of the Break. The reset value depends on which mode LINFlexD is in. HTO can be written only for Slave mode.

34.10.10 LIN Fractional Baud Rate Register (LINFBR)

Address: Base + 0x24 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	DIV_F ¹			
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ This field is writable only in Initialization mode, LINCR1[INIT] = 1.

Figure 34-27. LIN Fractional Baud Rate Register (LINFBR)

Table 34-23. LINFBR field descriptions

Field	Description
DIV_F	Fraction bits of LFDIV The 4 fraction bits define the value of the fraction of the LINFlexD divider (LFDIV). Fraction (LFDIV) = Decimal value of DIV_F / 16. This register can be written in Initialization mode only, LINCR1[INIT] = 1.

34.10.11 LIN Integer Baud Rate Register (LINIBRR)

Address: Base + 0x28 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	DIV_M ¹																			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ This field is writable only in Initialization mode (LINCR1[INIT] = 1).

Figure 34-28. LIN Integer Baud Rate Register (LINIBRR)

Table 34-24. LINIBRR field descriptions

Field	Description
DIV_M	LFDIV mantissa These bits define the LINFlexD divider (LFDIV) mantissa value (see Table 34-25). This register can be written in Initialization mode only.

Table 34-25. Integer baud rate selection

DIV_M	Mantissa
0x0	LIN clock disabled
0x1	1
...	...
0xFFFFE	1048574
0xFFFFF	1048575

34.10.12 LIN Checksum Field Register (LINCFR)

Address: Base + 0x2C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CF							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-29. LIN Checksum Field Register (LINCFR)

Table 34-26. LINCFR field descriptions

Field	Description
CF	Checksum bits When LINCR1[CCD] is cleared, these bits are read-only. When LINCR1[CCD] is set, these bits are read/write. See Table 34-12 .

34.10.13 LIN Control Register 2 (LINC2)

Address: Base + 0x30

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	IOBE ¹	IOPE ¹	WURQ	DDRQ	DTRQ	ABRQ	HTRQ	0	0	0	0	0	0	0	0
W				w1c	w1c	w1c	w1c	w1c								
Reset	0	1	0/1 ²	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ These fields are writable only in Initialization mode (LINC1[INIT] = 1).

² Resets to 1 in Slave mode and to 0 in Master mode

Figure 34-30. LIN Control Register 2 (LINC2)

Table 34-27. LINC2 field descriptions

Field	Description
IOBE	Idle on Bit Error 0 Bit error does not reset LIN state machine. 1 Bit error reset LIN state machine. This bit can be set/cleared in Initialization mode only (LINC1[INIT] = 1).
IOPE	Idle on Identifier Parity Error 0 Identifier Parity error does not reset LIN state machine. 1 Identifier Parity error reset LIN state machine. This bit can be set/cleared in Initialization mode only (LINC1[INIT] = 1).
WURQ	Wake-up Generation Request Setting this bit generates a wake-up pulse. It is reset by hardware when the wake-up character has been transmitted. The character sent is copied from DATA0 in BDRL buffer. Note that this bit cannot be set in Sleep mode. Software has to exit Sleep mode before requesting a wake-up. Bit error is not checked when transmitting the wake-up request.
DDRQ	Data Discard Request Set by software to stop data reception if the frame does not concern the node. This bit is reset by hardware once LINFlexD has moved to idle state. In Slave mode, this bit can be set only when HRF bit in LINSR is set and identifier did not match any filter.
DTRQ	Data Transmission Request Set by software in Slave mode to request the transmission of the LIN Data field stored in the Buffer data register. This bit can be set only when HRF bit in LINSR is set. Cleared by hardware when the request has been completed or aborted or on an error condition. In Master mode, this bit is set by hardware when DIR bit in BIDR is set and header transmission is completed.

Table 34-27. LINC2 field descriptions (continued)

Field	Description
ABRQ	<p>Abort Request</p> <p>Set by software to abort the current transmission.</p> <p>Cleared by hardware when the transmission has been aborted. LINFlexD aborts the transmission at the end of the current bit.</p> <p>This bit can also abort a wake-up request.</p> <p>It can also be used in UART mode.</p>
HTRQ	<p>Header Transmission Request</p> <p>Set by software to request the transmission of the LIN header.</p> <p>Cleared by hardware when the request has been completed or aborted.</p> <p>This bit has no effect in UART mode.</p>

34.10.14 Buffer Identifier Register (BIDR)

The Buffer Identifier Register (BIDR) contains the fields that identify a transaction and provide other information related to it.

All the fields in this register must be updated when an ID filter (enabled) in slave mode (Tx or Rx) matches the ID received.

Address: Base + 0x34

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DFL				DIR	CCS	0	0	ID							
W	DFL				w1c	w1c			ID							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-31. Buffer Identifier Register (BIDR)

Table 34-28. BIDR field descriptions

Field	Description
DFL	<p>Data Field Length</p> <p>These bits define the number of data bytes in the response part of the frame.</p> <p>DFL = Number of data bytes – 1.</p> <p>Normally, LIN uses only DFL[0:2] to manage frames with a maximum of 8 bytes of data. Identifier filters are compatible with DFL[0:2] and DFL[0:5]. DFL[3:5] are provided to manage extended frames.</p>
DIR	<p>Direction</p> <p>This bit controls the direction of the data field.</p> <p>0 LINFlexD receives the data and copy them in the BDR registers.</p> <p>1 LINFlexD transmits the data from the BDR registers.</p>

Table 34-28. BDR field descriptions (continued)

Field	Description
CCS	Classic Checksum This bit controls the type of checksum applied on the current message. 0 Enhanced Checksum covering Identifier and Data fields. This is compatible with LIN specification 2.0 and higher. 1 Classic Checksum covering Data fields only. This is compatible with LIN specification 1.3 and below.
ID	Identifier Identifier part of the identifier field without the identifier parity.

34.10.15 Buffer Data Register Least Significant (BDRL) register

Address: Base + 0x38

Access: User read/write




Figure 34-32. Buffer Data Register Least Significant (BDRL) register

Table 34-29. BDRL field descriptions

Field	Description
DATA3	Data Byte 3 Data byte 3 of the data field
DATA2	Data Byte 2 Data byte 2 of the data field
DATA1	Data Byte 1 Data byte 1 of the data field
DATA0	Data Byte 0 Data byte 0 of the data field

34.10.16 Buffer Data Register Most Significant (BDRM) register





Figure 34-33. Buffer data register most significant (BDRM) register

Table 34-30. BDRM field descriptions

Field	Description
DATA7	Data Byte 7 Data byte 7 of the data field
DATA6	Data Byte 6 Data byte 6 of the data field
DATA5	Data Byte 5 Data byte 5 of the data field
DATA4	Data Byte 4 Data byte 4 of the data field

34.10.17 Identifier Filter Enable Register (IFER)



¹ This field is writable only in Initialization mode (LINCRI[INIT] = 1).

Figure 34-34. Identifier Filter Enable Register (IFER)

Table 34-31. IFER field descriptions

Field	Description
FACT	<p>Filter active</p> <p>The software sets the bit FACT[x] to activate the filter x in identifier list mode.</p> <p>In identifier mask mode bits FACT(2n + 1) have no effect on the corresponding filters as they act as masks for the Identifiers 2n.</p> <p>These bits can be set/cleared in Initialization mode only.</p>

34.10.18 Identifier Filter Match Index (IFMI) register

Address: Base + 0x44

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	IFMI			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-35. Identifier Filter Match Index (IFMI) register

Table 34-32. IFMI field descriptions

Field	Description
IFMI	<p>Filter match index</p> <p>This register contains the index corresponding to the received ID. It can be used to directly write or read the data in RAM (refer to Section 34.7.2, Slave mode, for more details).</p> <p>When no filter matches, IFMI = 0. When Filter n is matching, IFMI = n + 1.</p>

34.10.19 Identifier Filter Mode Register (IFMR)

Address: Base + 0x48 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	IFM ¹			
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

¹ This field is writable only in Initialization mode (LINCRC1[INIT] = 1)

Figure 34-36. Identifier Filter Mode Register (IFMR)

Table 34-33. IFMR field descriptions

Field	Description
IFM	Filter mode 0 Filters $2n$ and $2n + 1$ are in identifier list mode. 1 Filters $2n$ and $2n + 1$ are in mask mode (filter $2n + 1$ is the mask for the filter $2n$).

34.10.20 Identifier Filter Control Registers (IFCR0–IFCR15)

The function of these registers is different depending on which mode the LINFlexD controller is in, as described in [Table 34-34](#).

Table 34-34. IFCR functionality based on mode

Mode	IFCR functionality
Identifier list	Each IFCR register acts as a filter.
Identifier mask	If $a = (\text{number of filters}) / 2$, and $n = 0$ to $(a - 1)$, then IFCR[$2n$] acts as a filter and IFCR[$2n + 1$] acts as the mask for IFCR[$2n$].

Address: Base + 0x4C (IFCR0)...Base + 0x88 (IFCR15) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DFL ¹				DIR ¹		CCS ₁	0	0	ID ¹						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ These fields are writable only in Initialization mode (LINCRC1[INIT] = 1).

Figure 34-37. Identifier Filter Control Registers (IFCR0–IFCR15)

Table 34-35. IFCR field descriptions

Field	Description
DFL	Data Field Length This field defines the number of data bytes in the response part of the frame.
DIR	Direction This bit controls the direction of the data field. 0 LINFlexD receives the data and copy them in the BDRL and BDRM registers. 1 LINFlexD transmits the data from the BDRL and BDRM registers.
CCS	Classic Checksum This bit controls the type of checksum applied on the current message. 0 Enhanced Checksum covering Identifier and Data fields. This is compatible with LIN specification 2.0 and higher. 1 Classic Checksum covering Data fields only. This is compatible with LIN specification 1.3 and below.
ID	Identifier Identifier part of the identifier field without the identifier parity.

34.10.21 Global Control Register (GCR)

The Global control register (GCR) can be programmed only in Initialization mode. The configuration specified in this register applies in both LIN and UART modes.

Address: Base + 0x8C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0						0
W											TDFBM ¹	RDFBM ¹	TDLIS ¹	RDLIS ¹	STOP ¹	SR ¹
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

¹ This field is writable only in Initialization mode (LINCRI[INIT] = 1).

Figure 34-38. Global Control Register (GCR)

Table 34-36. GCR field descriptions

Field	Description
TDFBM	Transmit data first bit MSB This field controls the first bit of transmitted data (payload only) as MSB/LSB in both UART and LIN modes. 0 The first bit of transmitted data is LSB – that is, the first bit transmitted is mapped on the LSB bit (BDR(0), BDR(8), BDR(16), BDR(24)). 1 The first bit of transmitted data is MSB – that is, the first bit transmitted is mapped on the MSB bit (BDR(7), BDR(15), BDR(23), BDR(31)).

Table 34-36. GCR field descriptions (continued)

Field	Description
RDFBM	Received data first bit MSB This field controls the first bit of received data (payload only) as MSB/LSB in both UART and LIN modes. 0 The first bit of received data is LSB – that is, the first bit received is mapped on the LSB bit (BDR(0), BDR(8), BDR(16), BDR(24)). 1 The first bit of received data is MSB – that is, the first bit received is mapped on the MSB bit (BDR(7), BDR(15), BDR(23), BDR(31)).
TDLIS	Transmit data level inversion selection This field controls the data inversion of transmitted data (payload only) in both UART and LIN modes. 0 Transmitted data is not inverted. 1 Transmitted data is inverted.
RDLIS	Received data level inversion selection This field controls the data inversion of received data (payload only) in both UART and LIN modes. 0 Received data is not inverted. 1 Received data is inverted.
STOP	Stop bit configuration This field controls the number of stop bits in transmitted data in both UART and LIN modes. The stop bit is configured for all the fields (delimiter, sync, ID, checksum, and payload). 0 One stop bit. 1 Two stop bits.
SR	Soft reset If the software writes a “1” to this field, the LINFlexD controller executes a soft reset in which the FSMs, FIFO pointers, counters, timers, status registers, and error registers are reset but the configuration registers are unaffected. This field always reads “0.”

34.10.22 UART Preset Timeout (UARTPTO) register

The UART Preset Timeout (UARTPTO) register contains the preset timeout value in UART mode, and monitors the IDLE state of the reception line. The timeout detection uses this register and the UARTCTO register described in [Section 34.10.23, UART Current Timeout \(UARTCTO\) register](#).

Address: Base + 0x90 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PTO											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Figure 34-39. UART Preset Timeout (UARTPTO) register

Table 34-37. UARTPTO field descriptions

Field	Description
PTO	Preset value of the timeout counter Do not set PTO = 0 (otherwise, UARTSR[TO] would immediately be set).

34.10.23 UART Current Timeout (UARTCTO) register

The UART Current Timeout (UARTCTO) register contains the current timeout value in UART mode, and is used in conjunction with the UARTPTO register (see [Section 34.10.22, UART Preset Timeout \(UARTPTO\) register](#)) to monitor the IDLE state of the reception line. UART timeout works in both CPU and DMA modes.

The timeout counter:

- Starts at zero and counts upward
- Is clocked with the baud rate clock prescaled by a hard-wired scaling factor of 16
- Is automatically enabled when UARTCR[RXEN] = 1

Address: Base + 0x94

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	CTO											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-40. UART Current Timeout (UARTCTO) register

Table 34-38. UARTCTO field descriptions

Field	Description
CTO	Current value of the timeout counter This field is reset whenever one of the following occurs: <ul style="list-style-type: none"> • A new value is written to the UARTPTO register • The value of this field matches the value of UARTPTO[PTO] • A hard or soft reset occurs • New incoming data is received When CTO matches the value of UARTPTO[PTO], UARTSR[TO] is set.

34.10.24 DMA Tx Enable (DMATXE) register

The DMA Tx Enable (DMATXE) register enables the DMA Tx interface.

Address: Base + 0x98 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE	DTE
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-41. DMA Tx Enable (DMATXE) register

Table 34-39. DMATXE field descriptions

Field	Description
DTE n	DMA Tx channel n enable 0 DMA Tx channel n disabled. 1 DMA Tx channel n enabled. Note: When DMATXE = 0x0, the DMA Tx interface FSM is forced (soft reset) into the IDLE state.

NOTE

For the UART mode and the LIN Master mode, only the DMATXE[DTE0] bit is writable. In these modes, the DMATXE[DTE n] bits (where $n \geq 1$) are read-only bits set at 0, and the other 15 channels are inactive.

In the LIN Slave modes, the DMA Tx channels 1 through 15 can be used (when enabled in the identifier filter registers), with 1 to n DMA channels where $n =$ the maximum number of identifier filters enabled. For example, if 3 ID filters are used, then DMATXE[DTE2:0] bits are writable.

34.10.25 DMA Rx Enable (DMARXE) register

The DMA Rx Enable (DMARXE) register enables the DMA Rx interface.

Address: Base + 0x9C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE	DRE
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-42. DMA Rx Enable (DMARXE) register

Table 34-40. DMARXE field descriptions

Field	Description
DRE n	DMA Rx channel n enable 0 DMA Rx channel n disabled 1 DMA Rx channel n enabled Note: When DMARXE = 0x0, the DMA Rx interface FSM is forced (soft reset) into the IDLE state.

NOTE

For the UART mode and the LIN Master mode, only the DMARXE[DRE0] bit is writable. In these modes, the DMARXE[DRE n] bits (where $n \geq 1$) are read-only bits set at 0, and the other 15 channels are inactive.

In the LIN Slave modes, the DMA Rx channels 1 through 15 can be used (when enabled in the identifier filter registers), with 1 to n DMA channels where $n =$ the maximum number of identifier filters enabled. For example, if 3 ID filters are used, then DMARXE[DRE2:0] bits are writable.

34.11 DMA interface


The LINFlexD DMA interface offers a parametric and programmable solution with the following features:

- LIN Master node, TX mode: single DMA channel
- LIN Master node, RX mode: single DMA channel
- LIN Slave node, TX mode: 1 to N DMA channels where N = max number of ID filters
- LIN Slave node, RX mode: 1 to N DMA channels where N = max number of ID filters
- UART node, TX mode: single DMA channel
- UART node, RX mode: single DMA channel + timeout

The LINFlexD controller interacts with an enhanced direct memory access (eDMA) controller; see the description of that controller for details on its operation and the transfer control descriptors (TCDs) referenced in this section.

34.11.1 Master node, TX mode

On a master node in TX mode, the DMA interface requires a single TX channel. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated with the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-43](#).



1 DMA TX channel (TCD single and/or linked chain)
Figure 34-43. TCD chain memory map (master node, TX mode)

The TCD chain of the DMA Tx channel on a master node supports:

- Master to Slave: transmission of the entire frame (header + data)
- Slave to Master: transmission of the header. The data reception is controlled by the Rx channel on the master node.
- Slave to Slave: transmission of the header.

The register settings for the LINCR2 and BIDR registers for each class of LIN frame are shown in [Table 34-41](#).

Table 34-41. Register settings (master node, TX mode)

LIN frame	LINCR2	BIDR
Master to Slave	DDRQ=1 DTRQ=0 HTRQ=0	DFL = payload size ID = address CCS = checksum DIR = 1 (TX)
Slave to Master	DDRQ=0 DTRQ=0 HTRQ=0	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)
Slave to Slave	DDRQ=1 DTRQ=0 HTRQ=0	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)

The concept FSM to control the DMA TX interface is shown in [Figure 34-44](#). The DMA TX FSM will move to IDLE state immediately at next clock edge if DMATXE[0] = 0.




Figure 34-44. FSM to control the DMA TX interface (master node)


The TCD settings (word transfer) are shown in [Table 34-42](#). All other TCD fields are equal to 0. TCD settings based on half-word or byte transfers are allowed.

Table 34-42. TCD settings (master node, TX mode)

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the “major” loop
BITER[14:0]	1	Single iteration for the “major” loop
NBYTES[31:0]	$[4 + 4] + 0/4/8 = N$	Data buffer is stuffed with dummy bytes if the length is not word aligned. LINCR2 + BIDR + BDRL + BDRM
SADDR[31:0]	RAM address	
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	
DADDR[31:0]	LINCR2 address	
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain.
START	0	No software request

34.11.2 Master node, RX mode

On a master node in RX mode, the DMA interface requires a single RX channel. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated to the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-45](#).



1 DMA RX channel (TCD single and/or linked-chain)

Figure 34-45. TCD chain memory map (master node, RX mode)

The TCD chain of the DMA Rx channel on a master node supports Slave-to-Master reception of the data field.

The BIDR register is optionally copied into the RAM area. This BIDR field (part of FIFO data) contains the ID of each message to allow the CPU to figure out which ID was received by the LINFlexD DMA if only the “one DMA channel” setup is used.

The concept FSM to control the DMA RX interface is shown in [Figure 34-46](#). The DMA RX FSM will move to IDLE state immediately at next clock edge if `DMARXE[0]=0`.




Figure 34-46. FSM to control the DMA RX interface (master node)

The TCD settings (word transfer) are shown in [Table 34-43](#). All other TCD fields are equal to 0. TCD settings based on half-word or byte transfer are allowed.

Table 34-43. TCD settings (master node, RX mode)

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the “major” loop
BITER[14:0]	1	Single iteration for the “major” loop
NBYTES[31:0]	$[4] + 4/8 = N$	Data buffer is stuffed with dummy bytes if the length is not word aligned. BIDR + BDRL + BDRM
SADDR[31:0]	BIDR address	
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	
DADDR[31:0]	RAM address	
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain.
START	0	No software request

34.11.3 Slave node, TX mode

On a slave node in TX mode, the DMA interface requires a DMA TX channel for each ID filter programmed in TX mode. In case a single DMA TX channel is available, a single ID field filter must be programmed in TX mode. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated to the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-47](#).




Figure 34-47. TCD chain memory map (slave node, TX mode)

The TCD chain of the DMA Tx channel on a slave node supports:

- Slave to Master: transmission of the data field
- Slave to Slave: transmission of the data field

The register settings of the LINCR2, IFER, IFMR, and IFCR registers are shown in [Table 34-44](#).

Table 34-44. Register settings (slave node, TX mode)

LIN frame	LINCR2	IFER	IFMR	IFCR
Slave to Master or Slave to Slave	DDRQ = 0 DTRQ = 0 HTRQ = 0	To enable an ID filter (Tx mode) for each DMA TX channel	- Identifier list mode - Identifier mask mode	DFL = payload size ID = address CCS = checksum DIR = 1(TX)

The concept FSM to control the DMA Tx interface is shown in [Figure 34-48](#). DMA TX FSM will move to idle state if $DMATXE[x] = 0$, where $x = IFMI - 1$.




Figure 34-48. FSM to control the DMA TX interface (slave node)


The TCD settings (word transfer) are shown in [Table 34-45](#). All other TCD fields are equal to 0. TCD settings based on half-word or byte transfer are allowed.

Table 34-45. TCD settings (slave node, TX mode)

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the “major” loop
BITER[14:0]	1	Single iteration for the “major” loop
NBYTES[31:0]	4/8 = N	Data buffer is stuffed with dummy bytes if the length is not word aligned. BDRL + BDRM
SADDR[31:0]	RAM address	
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	
DADDR[31:0]	BDRL address	
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain.
START	0	No software request

34.11.4 Slave node, RX mode

On a slave node in RX mode, the DMA interface requires a DMA RX channel for each ID filter programmed in RX mode. In case a single DMA RX channel is available, a single ID field filter must be programmed in RX mode. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated to the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-49](#).



1 DMA RX channel/ filter (TCD single and/or linked chain)

Figure 34-49. TCD chain memory map (slave node, RX mode)

The TCD chain of the DMA RX channel on a slave node supports:

- Master to Slave: reception of the data field.
- Slave to Slave: reception of the data field.

The register setting of the LINCR2, IFER, IFMR, and IFCR registers are given in [Table 34-46](#).

Table 34-46. Register settings (slave node, RX mode)

LIN frame	LINCR2	IFER	IFMR	IFCR
Master to Slave or Slave to Slave	DDRQ = 0 DTRQ = 0 HTRQ = 0	To enable an ID filter (Rx mode) for each DMA RX channel	- Identifier list mode - Identifier mask mode	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)

The concept FSM to control the DMA Rx interface is shown in [Figure 34-50](#). DMA RX FSM will move to idle state if $DMARXE[x] = 0$ where $x = IFMI - 1$.




Figure 34-50. FSM to control the DMA RX interface (slave node)

The TCD settings (word transfer) are shown in [Table 34-47](#). All other TCD fields = 0. TCD settings based on half-word or byte transfer are allowed.

Table 34-47. TCD settings (slave node, RX mode)

TCD Field	Value	Description
CITER[14:0]	1	Single iteration for the “major” loop
BITER[14:0]	1	Single iteration for the “major” loop
NBYTES[31:0]	$[4] + 4/8 = N$	Data buffer is stuffed with dummy bytes if the length is not word aligned. BIDR + BDRL + BDRM
SADDR[31:0]	BDRL address	
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	
DADDR[31:0]	RAM address	
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain.
START	0	No software request

34.11.5 UART node, TX mode

In UART TX mode, the DMA interface requires a DMA TX channel. A single TCD can control the transmission of an entire Tx buffer. The memory map associated with the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-51](#).




Figure 34-51. TCD chain memory map (UART node, TX mode)

The UART TX buffer must be configured in FIFO mode in order to:

- Allow the transfer of large data buffer by a single TCD

- Absorb the latency, following a DMA request (due to the DMA arbitration), to move data from the RAM to the FIFO
- Use low priority DMA channels
- Support the UART baud rate (2 Mb/s) without underrun events

The Tx FIFO size is:

- 4 bytes in 8-bit data format
- 2 half-words in 16-bit data format

A DMA request is triggered by FIFO not full (TX) status signals.

The concept FSM to control the DMA TX interface is shown in [Figure 34-52](#). DMA TX FSM will move to idle state if $DMATXE[0] = 0$.




Figure 34-52. FSM to control the DMA TX interface (UART node)

The TCD settings (typical case) are shown in [Table 34-48](#). All other TCD fields = 0. The minor loop transfers a single byte/half-word as soon a free entry is available in the Tx FIFO.

Table 34-48. TCD settings (UART node, TX mode)

TCD Field	Value		Description
	8-bit data	16-bit data	
CITER[14:0]	M		Multiple iterations for the “major” loop
BITER[14:0]	M		Multiple iterations for the “major” loop
NBYTES[31:0]	1	2	Minor loop transfer = 1 or 2 bytes
SADDR[31:0]	RAM address		
SOFF[15:0]	1	2	Byte/Half-word increment
SSIZE[2:0]	0	1	Byte/Half-word transfer
SLAST[31:0]	-M	-M × 2	
DADDR[31:0]	BDRL address		DADDR = BDRL + 0x3 for byte transfer DADDR = BDRL + 0x2 for half-word transfer
DOFF[15:0]	0		No increment (FIFO)
DSIZE[2:0]	0	1	Byte/Half-word transfer
DLAST_SGA[31:0]	0		No scatter/gather processing
INT_MAJ	0/1		Interrupt disabled/enabled
D_REQ	1		Only on the last TCD of the chain.
START	0		No software request

34.11.6 UART node, RX mode

In UART RX mode, the DMA interface requires a DMA RX channel. A single TCD can control the reception of an entire Rx buffer. The memory map associated with the TCD chain (RAM area and LINFlexD registers) is shown in [Figure 34-53](#).




Figure 34-53. TCD chain memory map (UART node, RX mode)

The UART RX buffer must be configured in FIFO mode in order to:

- Allow the transfer of large data buffer by a single TCD
- Adsorb the latency, following a DMA request (due to the DMA arbitration), to move data from the FIFO to the RAM
- Use low priority DMA channels
- Support high UART baud rate (at least 2 Mb/s) without overrun events

The Rx FIFO size is:

- 4 bytes in 8-bit data format
- 2 half-words in 16-bit data format

This is sufficient because just one byte allows a reaction time of about 3.8 μ s (at 2 Mbit/s), corresponding to about 450 clock cycles at 120 MHz, before the transmission is affected. A DMA request is triggered by FIFO not empty (RX) status signals.

The concept FSM to control the DMA Rx interface is shown in [Figure 34-54](#). DMA Rx FSM will move to idle state if DMARXE[0] = 0.




Figure 34-54. FSM to control the DMA RX interface (UART node)

The TCD settings (typical case) are shown in [Table 34-49](#). All other TCD fields = 0. The minor loop transfers a single byte/half-word as soon an entry is available in the Rx FIFO. A new software reset bit is

required that allows the LINFlexD FSMs to be reset in case this timeout state is reached or in any other case. Timeout counter can be re-written by software at any time to extend timeout period.

Table 34-49. TCD settings (UART node, RX mode)

TCD Field	Value		Description
	8-bit data	16-bit data	
CITER[14:0]	M		Multiple iterations for the “major” loop
BITER[14:0]	M		Multiple iterations for the “major” loop
NBYTES[31:0]	1	2	Minor loop transfer = 1 or 2 bytes
SADDR[31:0]	BDRM address		SADDR = BDRM + 0x3 for byte transfer SADDR = BDRM + 0x2 for half-word transfer
SOFF[15:0]	0		No increment (FIFO)
SSIZE[2:0]	0	1	Byte/Half-word transfer
SLAST[31:0]	0		
DADDR[31:0]	RAM address		
DOFF[15:0]	1	2	Byte/Half-word increment
DSIZE[2:0]	0	1	Byte/Half-word transfer
DLAST_SGA[31:0]	-M	-M * 2	No scatter/gather processing
INT_MAJ	0/1		Interrupt disabled/enabled
D_REQ	1		Only on the last TCD of the chain.
START	0		No software request

34.11.7 Use cases and limitations

- In LIN slave mode, the DMA capability can be used only if the ID filtering mode is activated. The number of ID filters enabled must be equal to the number of DMA channels enabled. The correspondence between channel # and ID filter is based on IFMI (identifier filter match index).
- In LIN master mode both the DMA channels (TX and RX) must be enabled in case the DMA capability is required.
- In UART mode the DMA capability can be used only if the UART Tx/Rx buffers are configured as FIFOs.
- DMA and CPU operating modes are mutually exclusive for the data/frame transfer on a UART or LIN node. Once a DMA transfer is finished the CPU can handle subsequent accesses.
- Error management must be always executed via CPU enabling the related error interrupt sources. The DMA capability does not provide support for the error management. Error management means checking status bits, handling IRQs and potentially canceling DMA transfers.
- The DMA programming model must be coherent with the TCD setting defined in this document.

34.12 Functional description

34.12.1 8-bit timeout counter

34.12.1.1 LIN timeout mode

The timeout counter can be used to monitor LIN frames timing as well as problems on the LIN bus such as:

- Bus stuck at dominant state
- Header timeout
- No bus activity
- Slave not responding error (in Master mode)
- Wake-up timeout

The header timeout and response timeout values can be tuned in the LINTOCR register. The LINTOCR reset value corresponds to $T_{\text{Header_max}}$, $T_{\text{Response_max}}$ and $T_{\text{Frame_max}}$ defined in the LIN Standard.

If the LINTCSR[LTOM] = 1, OC1 and OC2 output compare values in the LINOOCR register are automatically updated.¹

OC1 is used to check T_{Header} and T_{Response} and OC2 is used to check T_{Frame} (refer to [Figure 34-55](#)).

When LINFlexD moves from Break state to Break Delimiter state (refer to LINSR register):

- OC1 is updated with the value of OC_{Header} ($OC_{\text{Header}} = \text{CNT} + \text{HTO}$),
- OC2 is updated with the value of OC_{Frame} ($OC_{\text{Frame}} = \text{CNT} + \text{HTO} + \text{RTO} \times 9$ (frame timeout value for an 8-byte frame)),
- The TOCE bit is set.

On the start bit of the first data byte of the response (and if no error occurred during the header reception), OC1 is updated with the value of OC_{Response} ($OC_{\text{Response}} = \text{CNT} + \text{RTO} \times 9$ (response timeout value for an 8-byte frame)).

When BIDR[DFL] is updated (and if no error occurred during the header reception), OC1 and OC2 are automatically updated to check T_{Response} and T_{Frame} according to RTO (tolerance) and DFL.

On the checksum reception or in case of error in the header or data field, the TOCE bit is cleared.

This configuration is used to detect header timeout and response timeout.

¹. The LINOOCR register is read-only.




Figure 34-55. Header and response timeout

34.12.1.2 Output compare mode

The timeout counter can also be used as an Output Compare function. In this case, the LTOM bit must be reset and output compare values can be updated in LINTOCR register by software.

34.12.2 Interrupts

Table 34-50. LINFlexD interrupt control

Interrupt event	Event flag bit	Enable control bit	Interrupt vector
Header Received interrupt	HRF	HRIE	RXI ¹
Data Transmitted interrupt	DTF	DTIE	TXI
Data Received interrupt	DRF	DRIE	RXI
Data Buffer Empty interrupt	DBEF	DBEIE	TXI
Data Buffer Full interrupt	DBFF	DBFIE	RXI
Wake-up interrupt	WUPF	WUPIE	RXI
LIN State interrupt ²	LSF	LSIE	RXI
Buffer Overrun interrupt	BOF	BOIE	ERR
Framing Error interrupt	FEF	FEIE	ERR
Header Error interrupt	HEF	HEIE	ERR
Checksum Error interrupt	CEF	CEIE	ERR
Bit Error interrupt	BEF	BEIE	ERR
Output Compare interrupt	OCF	OCIE	ERR
Stuck at Zero interrupt	SZF	SZIE	ERR

NOTES:

¹ In Slave mode, if at least one filter is configured as TX and enabled, header received interrupt vector is RXI or TXI depending on the value of identifier received.

² For debug and validation purposes.




Figure 34-56. Interrupt diagram

34.12.3 Fractional baud rate generation

The baud rates for the receiver and transmitter are both set to the same value as programmed in the Mantissa (LINIBRR) and Fraction (LINFBR) registers.

Eqn. 34-1

$$\text{Tx/Rx baud} = \frac{f_{\text{ipg_clock_lin}}}{(16 * \text{LFDIV})}$$

LFDIV is an unsigned fixed point number. The 20-bit mantissa is coded in the LINIBRR register and the fraction is coded in the LINFBR register.

The following examples show how to derive LFDIV from LINIBRR and LINFBR register values:

Example 34-1.

If LINIBRR = 27d and LINFBR = 12d, then

Mantissa (LFDIV) = 27d

Fraction (LFDIV) = 12 / 16 = 0.75d

Therefore LFDIV = 27.75d

Example 34-2.

To program LFDIV = 25.62d,

LINFBR = 16 * 0.62 = 9.92, nearest real number 10d = Ah

LINIBRR = mantissa(25.620d) = 25d = 19h

NOTE

The baud counters are updated with the new value of the baud registers after a write to LINIBRR. Hence the baud register value must not be changed during a transaction. The LINFBR (containing the Fraction bits) must be programmed before LINIBRR.

NOTE

LFDIV must be greater than or equal to 1.5d, for example, LINIBRR = 1 and LINFBR = 8. Therefore, the maximum possible baud rate is $f_{periph_set_1_clk} / 24$.

Table 34-51. Error calculation for programmed baud rates

Baud rate	$f_{ipg_clock_lin} = 64 \text{ MHz}$				$f_{ipg_clock_lin} = 16 \text{ MHz}$			
	Actual	Value programmed in the baud rate register		% Error = (Calculated - Desired) Baud rate / Desired baud rate	Actual	Value programmed in the baud rate register		% Error = (Calculated - Desired) Baud rate / Desired baud rate
		LINIBRR	LINFBR			LINIBRR	LINFBR	
2400	2399.97	1666	11	-0.001	2399.88	416	11	-0.005
9600	9599.52	416	11	-0.005	9598.08	104	3	-0.02
10417	10416.7	383	16	-0.003	10416.7	95	16	-0.003
19200	19201.9	208	5	0.01	19207.7	52	1	0.04
57600	57605.8	69	7	0.01	57554	17	6	-0.08
115200	115108	34	12	-0.08	115108	8	11	-0.08

Table 34-51. Error calculation for programmed baud rates (continued)

Baud rate	$f_{\text{ipg_clock_lin}} = 64 \text{ MHz}$				$f_{\text{ipg_clock_lin}} = 16 \text{ MHz}$			
	Actual	Value programmed in the baud rate register		% Error = (Calculated - Desired) Baud rate / Desired baud rate	Actual	Value programmed in the baud rate register		% Error = (Calculated - Desired) Baud rate / Desired baud rate
		LINIBRR	LINFBRR			LINIBRR	LINFBRR	
230400	230216	17	6	-0.08	231884	4	5	0.644
460800	460432	8	11	-0.08	457143	2	3	-0.794
921600	927536	4	5	0.644	941176	1	1	2.124

34.13 Programming considerations

This section describes the various configurations in which the LINFlexD can be used.

34.13.1 Master node




Figure 34-57. Programming consideration: master node, transmitter




Figure 34-58. Programming consideration: master node, receiver




Figure 34-59. Programming consideration: master node, transmitter, bit error




Figure 34-60. Programming consideration: master node, receiver, checksum error

34.13.2 Slave node




Figure 34-61. Programming consideration: slave node, transmitter, no filters




Figure 34-62. Programming consideration: slave node, receiver, no filters




Figure 34-63. Programming consideration: slave node, transmitter, no filters, bit error





Figure 34-64. Programming consideration: slave node, receiver, no filters, checksum error



Note: This configuration can be used in case the slave never receives data (for example, as with a sensor).

Figure 34-65. Programming consideration: slave node, at least one TX filter, BF is reset, ID matches filter




Figure 34-66. Programming consideration: slave node, at least one RX filter, BF is reset, ID matches filter





Figure 34-67. Programming consideration: slave node, RX only, TX only, RX and TX filters, ID not matching filter, BF is reset



Note: This configuration is used when:
 a) All TX IDs are managed by filters
 b) The number of other filters is not enough to manage all reception IDs

Figure 34-68. Programming consideration: slave node, TX filter, BF is set





Figure 34-69. Programming consideration: slave node, RX filter, BF is set



Note: This configuration is used when:

- The number of filters is not enough
- Filters are used for most frequently used IDs to reduce CPU usage

Figure 34-70. Programming consideration: slave node, TX filter, RX filter, BF is set

34.13.3 Extended frames




Figure 34-71. Programming consideration: extended frames

34.13.4 Timeout




Figure 34-72. Programming consideration: response timeout




Figure 34-73. Programming consideration: frame timeout




Figure 34-74. Programming consideration: header timeout

34.13.5 UART mode




Figure 34-75. Programming consideration: UART mode

Chapter 35

Mode Entry Module (MC_ME)

35.1 Introduction

35.1.1 Overview

The MC_ME controls the PXS30 mode and mode transition sequences in all functional states. It also contains configuration, control and status registers accessible for the application.

Figure 35-1 shows the MC_ME block diagram.




Figure 35-1. MC_ME Block Diagram

35.1.2 Features

The MC_ME includes the following features:

- Control of the available modes by the ME_ME register
- Definition of various device mode configurations by the ME_<mode>_MC registers



- Control of the actual device mode by the ME_MCTL register
- Capture of the current mode and various resource status within the contents of the ME_GS register
- Optional generation of various mode transition interrupts
- Status bits for each cause of invalid mode transitions
- Peripheral clock gating control based on the ME_RUN_PC0...7, ME_LP_PC0...7, and ME_PCTL0...143 registers
- Capture of current peripheral clock gated/enabled status

35.1.3 Modes of operation

The MC_ME is based on several device modes corresponding to different usage models of the device. Each mode is configurable and can define a policy for energy and processing power management to fit particular system requirements. An application can easily switch from one mode to another depending on the current needs of the system. The operating modes controlled by the MC_ME are divided into system and user modes. The system modes are modes such as RESET, DRUN, SAFE, and TEST. These modes aim to ease the configuration and monitoring of the system. The user modes are modes such as RUN0...3, HALT0, and STOP0, which can be configured to meet the application requirements in terms of energy management and available processing power. The modes DRUN, SAFE, TEST, and RUN0...3 are the device software running modes.

Table 35-1 describes the MC_ME modes.

Table 35-1. MC_ME mode descriptions

Name	Description	Entry	Exit
RESET	This is a chip-wide virtual mode during which the application is not active. The system remains in this mode until all resources are available for the embedded software to take control of the device. It manages hardware initialization of chip configuration, voltage regulators, clock sources, and flash modules.	System reset assertion from MC_RGM	System reset deassertion from MC_RGM
DRUN	This is the entry mode for the embedded software. It provides full accessibility to the system and enables the configuration of the system at startup. It provides the unique gate to enter user modes. BAM when present is executed in DRUN mode.	System reset deassertion from MC_RGM, software request from SAFE, TEST and RUN0...3	System reset assertion, RUN0...3, TEST via software, SAFE via software or hardware failure.
SAFE	This is a chip-wide service mode that may be entered on the detection of a recoverable error. It forces the system into a pre-defined safe configuration from which the system may try to recover.	Hardware failure, software request from DRUN, TEST, and RUN0...3	System reset assertion, DRUN via software
TEST	This is a chip-wide service mode that is intended to provide a control environment for device software testing.	Software request from DRUN	System reset assertion, DRUN via software

Table 35-1. MC_ME mode descriptions (continued)

Name	Description	Entry	Exit
RUN0...3	These are software running modes where most processing activity is done. These various run modes allow to enable different clock and power configurations of the system with respect to each other.	Software request from DRUN or other RUN0...3, interrupt event from HALT0, interrupt or wakeup event from STOP0	System reset assertion, SAFE via software or hardware failure, other RUN0...3 modes, HALT0, STOP0 via software
HALT0	This is a reduced-activity low-power mode during which the clock to the core is disabled. It can be configured to switch off analog peripherals like clock sources, flash, main regulator, etc. for efficient power management at the cost of higher wakeup latency.	Software request from RUN0...3	System reset assertion, SAFE on hardware failure, RUN0...3 on interrupt event
STOP0	This is an advanced low-power mode during which the clock to the core is disabled. It may be configured to switch off most of the peripherals including clock sources for efficient power management at the cost of higher wakeup latency.	Software request from RUN0...3	System reset assertion, SAFE on hardware failure, RUN0...3 on interrupt event or wakeup event

35.2 External signal description

The MC_ME has no connections to any external pins.

35.3 Memory map and register description

The MC_ME contains registers for:

- Mode selection and status reporting
- Mode configuration
- Mode transition interrupts status and mask control
- Scalable number of peripheral sub-mode selection and status reporting

35.3.1 Memory map

Table 35-2. MC_ME register description

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FD_C000	ME_GS	Global Status	word	read	read	read	on page 35-13
0xC3FD_C004	ME_MCTL	Mode Control	word	read	read/write	read/write	on page 35-15

Table 35-2. MC_ME register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FD_C008	ME_ME	Mode Enable	word	read	read/write	read/write	on page 35-16
0xC3FD_C00C	ME_IS	Interrupt Status	word	read	read/write	read/write	on page 35-17
0xC3FD_C010	ME_IM	Interrupt Mask	word	read	read/write	read/write	on page 35-18
0xC3FD_C014	ME_IMTS	Invalid Mode Transition Status	word	read	read/write	read/write	on page 35-19
0xC3FD_C018	ME_DMTS	Debug Mode Transition Status	word	read	read	read	on page 35-20
0xC3FD_C020	ME_RESET_MC	RESET Mode Configuration	word	read	read	read	on page 35-23
0xC3FD_C024	ME_TEST_MC	TEST Mode Configuration	word	read	read/write	read/write	on page 35-23
0xC3FD_C028	ME_SAFE_MC	SAFE Mode Configuration	word	read	read/write	read/write	on page 35-24
0xC3FD_C02C	ME_DRUN_MC	DRUN Mode Configuration	word	read	read/write	read/write	on page 35-24
0xC3FD_C030	ME_RUN0_MC	RUN0 Mode Configuration	word	read	read/write	read/write	on page 35-25
0xC3FD_C034	ME_RUN1_MC	RUN1 Mode Configuration	word	read	read/write	read/write	on page 35-25
0xC3FD_C038	ME_RUN2_MC	RUN2 Mode Configuration	word	read	read/write	read/write	on page 35-25
0xC3FD_C03C	ME_RUN3_MC	RUN3 Mode Configuration	word	read	read/write	read/write	on page 35-25
0xC3FD_C040	ME_HALT0_MC	HALT0 Mode Configuration	word	read	read/write	read/write	on page 35-25
0xC3FD_C048	ME_STOP0_MC	STOP0 Mode Configuration	word	read	read/write	read/write	on page 35-26
0xC3FD_C060	ME_PS0	Peripheral Status 0	word	read	read	read	on page 35-28
0xC3FD_C064	ME_PS1	Peripheral Status 1	word	read	read	read	on page 35-28
0xC3FD_C068	ME_PS2	Peripheral Status 2	word	read	read	read	on page 35-29
0xC3FD_C06C	ME_PS3	Peripheral Status 3	word	read	read	read	on page 35-29

Table 35-2. MC_ME register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FD_C080	ME_RUN_PC0	Run Peripheral Configuration 0	word	read	read/write	read/write	on page 35-30
0xC3FD_C084	ME_RUN_PC1	Run Peripheral Configuration 1	word	read	read/write	read/write	on page 35-30
...							
0xC3FD_C09C	ME_RUN_PC7	Run Peripheral Configuration 7	word	read	read/write	read/write	on page 35-30
0xC3FD_C0A0	ME_LP_PC0	Low-Power Peripheral Configuration 0	word	read	read/write	read/write	on page 35-31
0xC3FD_C0A4	ME_LP_PC1	Low-Power Peripheral Configuration 1	word	read	read/write	read/write	on page 35-31
...							
0xC3FD_C0BC	ME_LP_PC7	Low-Power Peripheral Configuration 7	word	read	read/write	read/write	on page 35-31
0xC3FD_C0C4	ME_PCTL4	DSPI0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0C5	ME_PCTL5	DSPI1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0C6	ME_PCTL6	DSPI2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0D0	ME_PCTL16	FlexCAN0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0D1	ME_PCTL17	FlexCAN1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0D2	ME_PCTL18	FlexCAN2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0D3	ME_PCTL19	FlexCAN3 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0D8	ME_PCTL24	FlexRay Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E0	ME_PCTL32	ADC0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E1	ME_PCTL33	ADC1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E3	ME_PCTL35	CTU0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E6	ME_PCTL38	eTimer0 Control	byte	read	read/write	read/write	on page 35-31

Table 35-2. MC_ME register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FD_C0E7	ME_PCTL39	eTimer1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E8	ME_PCTL40	eTimer2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0E9	ME_PCTL41	FlexPWM0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0EA	ME_PCTL42	FlexPWM1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0EC	ME_PCTL44	I2C_DMA0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0ED	ME_PCTL45	I2C_DMA1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0EE	ME_PCTL46	I2C_DMA2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0F0	ME_PCTL48	LIN_FLEX0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0F1	ME_PCTL49	LIN_FLEX1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0F2	ME_PCTL50	LIN_FLEX2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0F3	ME_PCTL51	LIN_FLEX3 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C0FA	ME_PCTL58	CRC0 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C101	ME_PCTL65	EBI Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C106	ME_PCTL70	DRAMC Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C11C	ME_PCTL92	PIT_RTI Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C130	ME_PCTL112	PDI Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C134	ME_PCTL116	ADC2 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C135	ME_PCTL117	ADC3 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C137	ME_PCTL119	CTU1 Control	byte	read	read/write	read/write	on page 35-31

Table 35-2. MC_ME register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FD_C138	ME_PCTL120	CRC1 Control	byte	read	read/write	read/write	on page 35-31
0xC3FD_C13D	ME_PCTL125	FlexPWM2 Control	byte	read	read/write	read/write	on page 35-31

NOTE

Any access to unused registers as well as write accesses to read-only registers will:

- Not change register content
- Cause a transfer error

Table 35-3. MC_ME memory map

Address	Name	Bit Fields																	
		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15		
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
0xC3FD_C000	ME_GS	R	S_CURRENT_MODE				S_MTRANS	1	0	0	S_PDO	0	0	S_MVR	S_DFLA		S_CFLA		
		W																	
		R	0	0	0	0	0	0	0	0	S_PLL1	S_PLLO	S_XOSC	S_IRCOSC	S_SYSCCLK				
		W																	
0xC3FD_C004	ME_MCTL	R	TARGET_MODE				0	0	0	0	0	0	0	0	0	0	0	0	
		W	TARGET_MODE																
		R	1	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1	
		W	KEY																
0xC3FD_C008	ME_ME	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																	
		R	RESET_DEST	0	0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET_FUNC	
		W																	

Table 35-3. MC_ME memory map (continued)

Address	Name		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15	
			16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FD_C00C	ME_IS	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	I_ICONF_CU	I_ICONF	I_IMODE	I_SAFE	I_MTC
		W													w1c	w1c	w1c	w1c	w1c
0xC3FD_C010	ME_IM	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	M_ICONF_CU	M_ICONF	M_IMODE	M_SAFE	M_MTC
		W																	
0xC3FD_C014	ME_IMTS	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	S_MTI	S_MRI	S_DMA	S_NMA	S_SEA
		W													w1c	w1c	w1c	w1c	w1c
0xC3FD_C018	ME_DMTS	R	PREVIOUS_MODE				0	0	0	0	MPH_BUSY	0	0	PMC_PROG	CORE_DBG	0	0	SMR	
		W																	
		R	0	VREG_CSRC_SC	CSRC_CSRC_SC	IRCOSC_SC	SCSRC_SC	SYSCLK_SW	DFLASH_SC	CFLASH_SC	CDP_PRPH_0_143	0	0	0	CDP_PRPH_96_127	CDP_PRPH_64_95	CDP_PRPH_32_63	CDP_PRPH_0_31	
		W																	
0xC3FD_C01C	Reserved																		

Table 35-3. MC_ME memory map (continued)

Address	Name		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15
			16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FD_C020	ME_RESET_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C024	ME_TEST_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C028	ME_SAFE_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C02C	ME_DRUN_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																

Table 35-3. MC_ME memory map (continued)

Address	Name		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15
			16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FD_C030 ... 0xC3FD_C03C	ME_RUN0...3_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C040	ME_HALTO_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C044	Reserved																	
0xC3FD_C048	ME_STOP0_MC	R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
		W																
		R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
		W																
0xC3FD_C04C ... 0xC3FD_C05C	Reserved																	

Table 35-3. MC_ME memory map (continued)

Address	Name		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15	
			16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FD_C060	ME_PS0	R	0	0	0	0	0	0	0	S_FlexRay	0	0	0	0	S_FlexCAN3	S_FlexCAN2	S_FlexCAN1	S_FlexCAN0	
		W																	
		R	0	0	0	0	0	0	0	0	0	S_DSP12	S_DSP11	S_DSP10	0	0	0	0	
		W																	
0xC3FD_C064	ME_PS1	R	0	0	0	0	0	S_CRC0	0	0	0	0	0	0	S_LIN_FLEX3	S_LIN_FLEX2	S_LIN_FLEX1	S_LIN_FLEX0	
		W																	
		R	0	S_I2C_DMA2	S_I2C_DMA1	S_I2C_DMA0	0	S_FlexPWM1	S_FlexPWM0	S_eTimer2	S_eTimer1	S_eTimer0	0	0	S_CTU0	0	S_ADC1	S_ADC0	
		W																	
0xC3FD_C068	ME_PS2	R	0	0	0	S_PIT_RTI	0	0	0	0	0	0	0	0	0	0	0	0	
		W																	
		R	0	0	0	0	0	0	0	0	0	S_DRAMC	0	0	0	0	S_EBI	0	
		W																	
0xC3FD_C06C	ME_PS3	R	0	0	S_FlexPWM2	0	0	0	0	S_CRC1	S_CTU1	0	S_ADC3	S_ADC2	0	0	0	S_PDI	
		W																	
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																	
0xC3FD_C070	Reserved																		

Table 35-3. MC_ME memory map (continued)

Address	Name	0		1		2		3		27		5		6		7		8		9		10		11		12		13		14		15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
0xC3FD_C074 ... 0xC3FD_C07C	Reserved																																
0xC3FD_C080 ... 0xC3FD_C09C	ME_RUN_PC0...7	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET												
		W																															
0xC3FD_C0A0 ... 0xC3FD_C0BC	ME_LP_PC0...7	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
		W																															
		R	0	0	0	0	0	STOP0	0	HALT0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																															
0xC3FD_C0C0 ... 0xC3FD_C14C	ME_PCTL0...143	R	0	DBG_F	LP_CFG				RUN_CFG				0	DBG_F	LP_CFG				RUN_CFG														
		W																															
		R	0	DBG_F	LP_CFG				RUN_CFG				0	DBG_F	LP_CFG				RUN_CFG														
		W																															
0xC3FD_C150 ... 0xC3FD_FFFC	Reserved																																

35.3.2 Register Description

Unless otherwise noted, all registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the ME_RUN_PC0 register may be accessed as a word at address 0xC3FD_C080, as a half-word at address 0xC3FD_C082, or as a byte at address 0xC3FD_C083.

35.3.2.1 Global Status Register (ME_GS)




Figure 35-2. Global Status Register (ME_GS)

This register contains global mode status.

Table 35-4. Global Status Register (ME_GS) field descriptions

Field	Description
S_CURRENT_MODE	Current device mode status 0000 RESET. 0001 TEST. 0010 SAFE. 0011 DRUN. 0100 RUN0. 0101 RUN1. 0110 RUN2. 0111 RUN3. 1000 HALT0. 1001 Reserved. 1010 STOP0. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 Reserved.
S_MTRANS	Mode transition status 0 Mode transition process is not active 1 Mode transition is ongoing
S_PDO	Output power-down status — This bit specifies output power-down status of I/Os. This bit is asserted whenever outputs of pads are forced to high impedance state or the pads power sequence driver is switched off. 0 No automatic safe gating of I/Os used and pads power sequence driver is enabled. 1 In SAFE/TEST modes, outputs of pads are forced to high impedance state and the pads power sequence driver is disabled. The inputs are level unchanged. In STOP0 mode, only the pad power sequence driver is disabled, but the state of the output remains functional.

Table 35-4. Global Status Register (ME_GS) field descriptions (continued)

Field	Description
S_MVR	Main voltage regulator status 0 Main voltage regulator is not ready. 1 Main voltage regulator is ready for use.
S_DFLA	Data flash availability status 00 Data flash is not available. 01 Data flash is in power-down mode. 10 Data flash is not available. 11 Data flash is in normal mode and available for use.
S_CFLA	Code flash availability status 00 Code flash is not available. 01 Code flash is in power-down mode. 10 Code flash is in low-power mode. 11 Code flash is in normal mode and available for use.
S_SSCLK1	Secondary system clock source 1 status 0 Secondary system clock source 1 is not stable. 1 Secondary system clock source 1 is providing a stable clock.
S_PLL1	secondary PLL status 0 secondary PLL is not stable. 1 secondary PLL is providing a stable clock.
S_PLL0	system PLL status 0 system PLL is not stable. 1 system PLL is providing a stable clock.
S_XOSC	4-40 MHz crystal oscillator status 0 4-40 MHz crystal oscillator is not stable. 1 4-40 MHz crystal oscillator is providing a stable clock.
S_IRCOSC	16 MHz internal RC oscillator status 0 16 MHz internal RC oscillator is not stable. 1 16 MHz internal RC oscillator is providing a stable clock.
S_SYCLK	System clock switch status — These bits specify the system clock currently used by the system. 0000 16 MHz int. RC osc. 0001 Reserved. 0010 Reserved. 0011 Reserved. 0100 system PLL. 0101 Reserved. 0110 Reserved. 0111 Reserved. 1000 Reserved. 1001 Reserved. 1010 Reserved. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 System clock is disabled.

35.3.2.2 Mode Control Register (ME_MCTL)

Address 0xC3FD_C004 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TARGET_MODE				0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1
W	KEY															
Reset	1	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1

Figure 35-3. Mode Control Register (ME_MCTL)

This register is used to trigger software-controlled mode changes. Depending on the modes as enabled by ME_ME register bits, configurations corresponding to unavailable modes are reserved and access to ME_<mode>_MC registers must respect this for successful mode requests.

NOTE

Byte and half-word write accesses are not allowed for this register as a predefined key is required to change its value.

Table 35-5. Mode Control Register (ME_MCTL) field descriptions

Field	Description
TARGET_MODE	Target device mode — These bits provide the target device mode to be entered by software programming. The mechanism to enter into any mode by software requires the write operation twice: first time with key, and second time with inverted key. These bits are automatically updated by hardware while entering SAFE on hardware request. Also, while exiting from the HALT0 and STOP0 modes on hardware exit events, these are updated with the appropriate RUN0...3 mode value. 0000 RESET. 0001 TEST. 0010 SAFE. 0011 DRUN. 0100 RUN0. 0101 RUN1. 0110 RUN2. 0111 RUN3. 1000 HALT0. 1001 Reserved. 1010 STOP0. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 Software Destructive RESET.
KEY	Control key — These bits enable write access to this register. Any write access to the register with a value different from the keys is ignored. Read access will always return inverted key. KEY: 010110101110000 (0x5AF0) INVERTED KEY: 1010010100001111 (0xA50F)

35.3.2.3 Mode Enable Register (ME_ME)

Address 0xC3FD_C008 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RESET_DEST	0	0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET_FUNC
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1

Figure 35-4. Mode Enable Register (ME_ME)

This register allows a way to disable the device modes that are not required for a given device. RESET_FUNC, SAFE, DRUN, RUN0, and RESET_DEST modes are always enabled.

Table 35-6. Mode Enable Register (ME_ME) field descriptions

Field	Description
RESET_DEST	RESET_DEST mode enable 0 RESET_DEST mode is disabled. 1 RESET_DEST mode is enabled. Note: This read-only bit is always set to 1.
STOP0	STOP0 mode enable 0 STOP0 mode is disabled. 1 STOP0 mode is enabled.
HALT0	HALT0 mode enable 0 HALT0 mode is disabled. 1 HALT0 mode is enabled.
RUN3	RUN3 mode enable 0 RUN3 mode is disabled. 1 RUN3 mode is enabled.
RUN2	RUN2 mode enable 0 RUN2 mode is disabled. 1 RUN2 mode is enabled.
RUN1	RUN1 mode enable 0 RUN1 mode is disabled. 1 RUN1 mode is enabled.
RUN0	RUN0 mode enable 0 RUN0 mode is disabled. 1 RUN0 mode is enabled.
DRUN	DRUN mode enable 0 DRUN mode is disabled. 1 DRUN mode is enabled.
SAFE	SAFE mode enable 0 SAFE mode is disabled. 1 SAFE mode is enabled.

Table 35-7. Interrupt Status Register (ME_IS) field descriptions (continued)

Field	Description
I_SAFE	SAFE mode interrupt — This bit is set whenever the device enters SAFE mode on hardware requests generated in the system. It is cleared by writing a '1' to this bit. 0 No SAFE mode interrupt occurred. 1 SAFE mode interrupt is pending.
I_MTC	Mode transition complete interrupt — This bit is set whenever the mode transition process completes (S_MTRANS transits from 1 to 0). It is cleared by writing a '1' to this bit. This mode transition interrupt bit will not be set while entering low-power modes HALT0, or STOP0. 0 No mode transition complete interrupt occurred. 1 Mode transition complete interrupt is pending.

35.3.2.5 Interrupt Mask Register (ME_IM)

Address 0xC3FD_C010

Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0				
W												M_ICONF_CU	M_ICONF	M_IMODE	M_SAFE	M_MTC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-6. Interrupt Mask Register (ME_IM)

This register controls whether an event generates an interrupt or not.

Table 35-8. Interrupt Mask Register (ME_IM) field descriptions

Field	Description
M_ICONF_CU	Invalid mode configuration (clock usage) interrupt mask 0 Invalid mode interrupt (clock usage) is masked. 1 Invalid mode interrupt (clock usage) is enabled.
M_ICONF	Invalid mode configuration interrupt mask 0 Invalid mode interrupt is masked. 1 Invalid mode interrupt is enabled.
M_IMODE	Invalid mode interrupt mask 0 Invalid mode interrupt is masked. 1 Invalid mode interrupt is enabled.
M_SAFE	SAFE mode interrupt mask 0 SAFE mode interrupt is masked. 1 SAFE mode interrupt is enabled.
M_MTC	Mode transition complete interrupt mask 0 Mode transition complete interrupt is masked. 1 Mode transition complete interrupt is enabled.

35.3.2.6 Invalid Mode Transition Status Register (ME_IMTS)

Address 0xC3FD_C014				Access: User read, Supervisor read/write, Test read/write												
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	S_MTI	S_MRI	S_DMA	S_NMA	S_SEA
W												w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-7. Invalid Mode Transition Status Register (ME_IMTS)

This register provides the status bits for the possible causes of an invalid mode interrupt.

Table 35-9. Invalid Mode Transition Status Register (ME_IMTS) field descriptions

Field	Description
S_MTI	Mode Transition Illegal status — This bit is set whenever a new mode is requested while some other mode transition process is active (S_MTRANS is '1'). Please refer to Section 35.4.5, Mode transition interrupts , for the exceptions to this behavior. It is cleared by writing a '1' to this bit. 0 Mode transition requested is not illegal. 1 Mode transition requested is illegal.
S_MRI	Mode Request Illegal status — This bit is set whenever the target mode requested is not a valid mode with respect to current mode. It is cleared by writing a '1' to this bit. 0 Target mode requested is not illegal with respect to current mode. 1 Target mode requested is illegal with respect to current mode.
S_DMA	Disabled Mode Access status — This bit is set whenever the target mode requested is one of those disabled modes determined by ME_ME register. It is cleared by writing a '1' to this bit. 0 Target mode requested is not a disabled mode. 1 Target mode requested is a disabled mode.
S_NMA	Non-existing Mode Access status — This bit is set whenever the target mode requested is one of those non existing modes determined by ME_ME register. It is cleared by writing a '1' to this bit. 0 Target mode requested is an existing mode. 1 Target mode requested is a non-existing mode.
S_SEA	SAFE Event Active status — This bit is set whenever the device is in SAFE mode, SAFE event bit is pending and a new mode requested other than RESET/SAFE modes. It is cleared by writing a '1' to this bit. 0 No new mode requested other than RESET/SAFE while SAFE event is pending. 1 New mode requested other than RESET/SAFE while SAFE event is pending.

35.3.2.7 Debug Mode Transition Status Register (ME_DMTS)

Address 0xC3FD_C018 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PREVIOUS_MODE				0	0	0	0	MPH_BUSY	0	0	PMC_PROG	CORE_DBG	0	0	SMR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	VREG_CSRC_SC	CSRC_CSRC_SC	IRCOSC_SC	SCSRC_SC	SYSCCLK_SW	DFLASH_SC	CFLASH_SC	CDP_PRPH_0_143	0	0	0	CDP_PRPH_96_127	CDP_PRPH_64_95	CDP_PRPH_32_63	CDP_PRPH_0_31
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-8. Debug Mode Transition Status Register (ME_DMTS)

This register provides the status of different factors that influence mode transitions. It is used to give an indication of why a mode transition indicated by ME_GS.S_MTRANS may be taking longer than expected.

NOTE

The ME_DMTS register does not indicate whether a mode transition is ongoing. Therefore, some ME_DMTS bits may still be asserted after the mode transition has completed.

Table 35-10. Debug Mode Transition Status Register (ME_DMTS) field descriptions

Field	Description
PREVIOUS_MODE	Previous device mode — These bits show the mode in which the device was prior to the latest change to the current mode. 0000 RESET. 0001 TEST. 0010 SAFE. 0011 DRUN. 0100 RUN0. 0101 RUN1. 0110 RUN2. 0111 RUN3. 1000 HALT0. 1001 Reserved. 1010 STOP0. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 Reserved.
MPH_BUSY	MC_ME/MC_PCU Handshake Busy indicator — This bit is set if the MC_ME has requested a mode change from the MC_PCU and the MC_PCU has not yet responded. It is cleared when the MC_PCU has responded. 0 Handshake is not busy. 1 Handshake is busy.
PMC_PROG	MC_PCU Mode Change in Progress indicator — This bit is set if the MC_PCU is in the process of powering up or down power domains. It is cleared when all power-up/down processes have completed. 0 Power-up/down transition is not in progress. 1 Power-up/down transition is in progress.
CORE_DBG	Processor is in Debug mode indicator — This bit is set while the processor is in debug mode. 0 The processor is not in debug mode. 1 The processor is in debug mode.
SMR	SAFE mode request from MC_RGM is active indicator — This bit is set if a hardware SAFE mode request has been triggered. It is cleared when the hardware SAFE mode request has been cleared. 0 A SAFE mode request is not active. 1 A SAFE mode request is active.
VREG_CSR_C_SC	Main VREG dependent Clock Source State Change during mode transition indicator — This bit is set when a clock source that depends on the main voltage regulator to be powered-up is requested to change its power up/down state. It is cleared when the clock source has completed its state change. 0 No state change is taking place. 1 A state change is taking place.
CSRC_CSR_C_SC	(Other) Clock Source dependent Clock Source State Change during mode transition indicator — This bit is set when a clock source that depends on another clock source to be powered-up is requested to change its power up/down state. It is cleared when the clock source has completed its state change. 0 No state change is taking place. 1 A state change is taking place.
IRCOSC_SC	IRCOSC State Change during mode transition indicator — This bit is set when the 16 MHz internal RC oscillator is requested to change its power up/down state. It is cleared when the 16 MHz internal RC oscillator has completed its state change. 0 No state change is taking place. 1 A state change is taking place.

Table 35-10. Debug Mode Transition Status Register (ME_DMTS) field descriptions (continued)

Field	Description
SCSRC_SC	Secondary Clock Sources State Change during mode transition indicator — This bit is set when a secondary clock source is requested to change its power up/down state. It is cleared when all secondary system clock sources have completed their state changes. (A secondary clock source is a clock source other than IRCOSC.) 0 No state change is taking place. 1 A state change is taking place.
SYSCLK_SW	System Clock Switching pending status 0 No system clock source switching is pending. 1 A system clock source switching is pending.
DFLASH_SC	DFLASH State Change during mode transition indicator — This bit is set when the DFLASH is requested to change its power up/down state. It is cleared when the DFLASH has completed its state change. 0 No state change is taking place. 1 A state change is taking place.
CFLASH_SC	CFLASH State Change during mode transition indicator — This bit is set when the CFLASH is requested to change its power up/down state. It is cleared when the DFLASH has completed its state change. 0 No state change is taking place. 1 A state change is taking place.
CDP_PRPH_0_143	Clock Disable Process Pending status for Peripherals 0...143 — This bit is set when any peripheral has been requested to have its clock disabled. It is cleared when all the peripherals that have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending. 1 Clock disabling is pending for at least one peripheral.
CDP_PRPH_96_127	Clock Disable Process Pending status for Peripherals 96...127 — This bit is set when any peripheral appearing in ME_PS3 has been requested to have its clock disabled. It is cleared when all these peripherals that have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending. 1 Clock disabling is pending for at least one peripheral.
CDP_PRPH_64_95	Clock Disable Process Pending status for Peripherals 64...95 — This bit is set when any peripheral appearing in ME_PS2 has been requested to have its clock disabled. It is cleared when all these peripherals that have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending. 1 Clock disabling is pending for at least one peripheral.
CDP_PRPH_32_63	Clock Disable Process Pending status for Peripherals 32...63 — This bit is set when any peripheral appearing in ME_PS1 has been requested to have its clock disabled. It is cleared when all these peripherals that have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending. 1 Clock disabling is pending for at least one peripheral.
CDP_PRPH_0_31	Clock Disable Process Pending status for Peripherals 0...31 — This bit is set when any peripheral appearing in ME_PS0 has been requested to have its clock disabled. It is cleared when all these peripherals that have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending. 1 Clock disabling is pending for at least one peripheral.

35.3.2.8 RESET Mode Configuration Register (ME_RESET_MC)

Address 0xC3FD_C020 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-9. RESET Mode Configuration Register (ME_RESET_MC)

This register configures system behavior during RESET mode. Please refer to [Table 35-11](#) for details.

35.3.2.9 TEST Mode Configuration Register (ME_TEST_MC)

Address 0xC3FD_C024 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-10. TEST Mode Configuration Register (ME_TEST_MC)

This register configures system behavior during TEST mode. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

35.3.2.10 SAFE Mode Configuration Register (ME_SAFE_MC)

Address 0xC3FD_C028 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-11. SAFE Mode Configuration Register (ME_SAFE_MC)

This register configures system behavior during SAFE mode. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

35.3.2.11 DRUN Mode Configuration Register (ME_DRUN_MC)

Address 0xC3FD_C02C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-12. DRUN Mode Configuration Register (ME_DRUN_MC)

This register configures system behavior during DRUN mode. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

35.3.2.12 RUN0...3 Mode Configuration Registers (ME_RUN0...3_MC)

Address 0xC3FD_C030 - 0xC3FD_C03C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLLOON	XOSCON	IRCOSCON	SYSCLK			
W	[Shaded]								PLL1ON	PLLOON	XOSCON	IRCOSCON				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-13. RUN0...3 Mode Configuration Registers (ME_RUN0...3_MC)

This register configures system behavior during RUN0...3 modes. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

35.3.2.13 HALT0 Mode Configuration Register (ME_HALT0_MC)

Address 0xC3FD_C040 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLLOON	XOSCON	IRCOSCON	SYSCLK			
W	[Shaded]								PLL1ON	PLLOON	XOSCON	IRCOSCON				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-14. HALT0 Mode Configuration Register (ME_HALT0_MC)

This register configures system behavior during HALT0 mode. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

35.3.2.14 STOP0 Mode Configuration Register (ME_STOP0_MC)

Address 0xC3FD_C048 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	DFLAON		CFLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCOSCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 35-15. STOP0 Mode Configuration Register (ME_STOP0_MC)

This register configures system behavior during STOP0 mode. Please refer to [Table 35-11](#) for details.

NOTE

Byte write accesses are not allowed to this register.

Table 35-11. Mode Configuration Registers (ME_<mode>_MC) field descriptions

Field	Description
PDO	I/O output power-down control — This bit controls the output power-down of I/Os. 0 No automatic safe gating of I/Os used and pads power sequence driver is enabled. 1 In SAFE/TEST modes, outputs of pads are forced to high impedance state and pads power sequence driver is disabled. The inputs are level unchanged. In STOP0 mode, only the pad power sequence driver is disabled, but the state of the output remains functional.
MVRON	Main voltage regulator control — This bit specifies whether main voltage regulator is switched off or not while entering this mode. 0 Reserved. 1 Main voltage regulator is switched on.
DFLAON	Data flash power-down control — This bit specifies the operating mode of the data flash after entering this mode. 00 Reserved. 01 Data flash is in power-down mode. 10 Reserved. 11 Data flash is in normal mode.
CFLAON	Code flash power-down control — This bit specifies the operating mode of the code flash after entering this mode. Code flash cannot be put into low-power or power-down mode if the data flash is in normal mode. 00 Reserved. 01 Code flash is in power-down mode. 10 Code flash is in low-power mode. 11 Code flash is in normal mode.

Table 35-11. Mode Configuration Registers (ME_<mode>_MC) field descriptions (continued)

Field	Description
PLL1ON	secondary PLL control 0 secondary PLL is switched off. 1 secondary PLL is switched on. Note: The PLL n ON bits can be set only if the XOSCON bit is set. The FMPLL cannot be powered up if XOSC is powered down.
PLL0ON	system PLL control 0 system PLL is switched off. 1 system PLL is switched on. Note: The PLL n ON bits can be set only if the XOSCON bit is set. The FMPLL cannot be powered up if XOSC is powered down.
XOSCON	4-40 MHz crystal oscillator control 0 4-40 MHz crystal oscillator is switched off. 1 4-40 MHz crystal oscillator is switched on.
IRCOSCON	16 MHz internal RC oscillator control 0 16 MHz internal RC oscillator is switched off. 1 16 MHz internal RC oscillator is switched on.
SYSCLK	System clock switch control — These bits specify the system clock to be used by the system. 0000 16 MHz int. RC osc. 0001 Reserved. 0010 Reserved. 0011 Reserved. 0100 system PLL. 0101 Reserved. 0110 Reserved. 0111 Reserved. 1000 Reserved. 1001 Reserved. 1010 Reserved. 1011 Reserved. 1100 Reserved. 1101 Reserved. 1110 Reserved. 1111 system clock is disabled in TEST mode, Reserved in all other modes.

35.3.2.15 Peripheral Status Register 0 (ME_PS0)

Address 0xC3FD_C060 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	S_FlexRay	0	0	0	0	S_FlexCAN3	S_FlexCAN2	S_FlexCAN1	S_FlexCAN0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	S_DSP12	S_DSP11	S_DSP10	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-16. Peripheral Status Register 0 (ME_PS0)

This register provides the status of the peripherals. Please refer to [Table 35-12](#) for details.

35.3.2.16 Peripheral Status Register 1 (ME_PS1)

Address 0xC3FD_C064 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	S_CRC0	0	0	0	0	0	0	S_LIN_FLEX3	S_LIN_FLEX2	S_LIN_FLEX1	S_LIN_FLEX0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	S_I2C_DMA2	S_I2C_DMA1	S_I2C_DMA0	0	S_FlexPWM1	S_FlexPWM0	S_eTimer2	S_eTimer1	S_eTimer0	0	0	S_CTU0	0	S_ADC1	S_ADC0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-17. Peripheral Status Register 1 (ME_PS1)

This register provides the status of the peripherals. Please refer to [Table 35-12](#) for details.

35.3.2.17 Peripheral Status Register 2 (ME_PS2)

Address 0xC3FD_C068 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	S_PIT_RTI	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	S_DRAMC	0	0	0	0	S_EBI	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-18. Peripheral Status Register 2 (ME_PS2)

This register provides the status of the peripherals. Please refer to [Table 35-12](#) for details.

35.3.2.18 Peripheral Status Register 3 (ME_PS3)

Address 0xC3FD_C06C Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	S_FlexPWM2	0	0	0	0	S_CRC1	S_CTU1	0	S_ADC3	S_ADC2	0	0	0	S_PDI
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-19. Peripheral Status Register 3 (ME_PS3)

This register provides the status of the peripherals. Please refer to [Table 35-12](#) for details.

Table 35-12. Peripheral Status Registers 0...4 (ME_PS0...4) field descriptions

Field	Description
S_<periph>	Peripheral status — These bits specify the current status of the peripherals in the system. If no peripheral is mapped on a particular position (i.e., the corresponding MODS bit is '0'), the corresponding bit is always read as '0'. 0 Peripheral is frozen. 1 Peripheral is active.

35.3.2.19 Run Peripheral Configuration Registers (ME_RUN_PC0...7)

Address 0xC3FD_C080 - 0xC3FD_C09C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-20. Run Peripheral Configuration Registers (ME_RUN_PC0...7)

These registers configure eight different types of peripheral behavior during run modes.

Table 35-13. Run Peripheral Configuration Registers (ME_RUN_PC0...7) field descriptions

Field	Description
RUN3	Peripheral control during RUN3 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
RUN2	Peripheral control during RUN2 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
RUN1	Peripheral control during RUN1 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
RUN0	Peripheral control during RUN0 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
DRUN	Peripheral control during DRUN 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
SAFE	Peripheral control during SAFE 0 Peripheral is frozen with clock gated. 1 Peripheral is active.

Table 35-13. Run Peripheral Configuration Registers (ME_RUN_PC0...7) field descriptions (continued)

Field	Description
TEST	Peripheral control during <i>TEST</i> 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
RESET	Peripheral control during <i>RESET</i> 0 Peripheral is frozen with clock gated. 1 Peripheral is active.

35.3.2.20 Low-Power Peripheral Configuration Registers (ME_LP_PC0...7)

Address 0xC3FD_C0A0 - 0xC3FD_C0BC Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	STOP0	0	HALT0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-21. Low-Power Peripheral Configuration Registers (ME_LP_PC0...7)

These registers configure eight different types of peripheral behavior during non-run modes.

Table 35-14. Low-Power Peripheral Configuration Registers (ME_LP_PC0...7) field descriptions

Field	Description
STOP0	Peripheral control during STOP0 0 Peripheral is frozen with clock gated. 1 Peripheral is active.
HALT0	Peripheral control during HALT0 0 Peripheral is frozen with clock gated. 1 Peripheral is active.

35.3.2.21 Peripheral Control Registers (ME_PCTL0...143)

Address 0xC3FD_C0C0 - 0xC3FD_C14F Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R	0							
W		DBG_F	LP_CFG		RUN_CFG			
Reset	0	0	0	0	0	0	0	0

Figure 35-22. Peripheral Control Registers (ME_PCTL0...143)

These registers select the configurations during run and non-run modes for each peripheral.

Table 35-15. Peripheral Control Registers (ME_PCTL0...143) field descriptions

Field	Description
DBG_F	Peripheral control in debug mode — This bit controls the state of the peripheral in debug mode 0 Peripheral state depends on RUN_CFG/LP_CFG bits and the device mode. 1 Peripheral is frozen if not already frozen in device modes. Note: This feature is useful to freeze the peripheral state while entering debug. For example, this may be used to prevent a reference timer from running while making a debug accesses.
LP_CFG	Peripheral configuration select for non-run modes — These bits associate a configuration as defined in the ME_LP_PC0...7 registers to the peripheral. 000 Selects ME_LP_PC0 configuration. 001 Selects ME_LP_PC1 configuration. 010 Selects ME_LP_PC2 configuration. 011 Selects ME_LP_PC3 configuration. 100 Selects ME_LP_PC4 configuration. 101 Selects ME_LP_PC5 configuration. 110 Selects ME_LP_PC6 configuration. 111 Selects ME_LP_PC7 configuration.
RUN_CFG	Peripheral configuration select for run modes — These bits associate a configuration as defined in the ME_RUN_PC0...7 registers to the peripheral. 000 Selects ME_RUN_PC0 configuration. 001 Selects ME_RUN_PC1 configuration. 010 Selects ME_RUN_PC2 configuration. 011 Selects ME_RUN_PC3 configuration. 100 Selects ME_RUN_PC4 configuration. 101 Selects ME_RUN_PC5 configuration. 110 Selects ME_RUN_PC6 configuration. 111 Selects ME_RUN_PC7 configuration.

NOTE

After modifying any of the ME_RUN_PC0...7, ME_LP_PC0...7, and ME_PCTL n registers, software must request a mode change and wait for the mode change to be completed before entering debug mode in order to have consistent behavior between the peripheral clock control process and the clock status reporting in the ME_PS n registers.

35.4 Functional description

35.4.1 Mode transition request

The transition from one mode to another mode is normally handled by software by accessing the mode control register ME_MCTL. But the in case of special events, the mode transition can be automatically managed by hardware. In order to switch from one mode to another, the application should access the ME_MCTL register twice by writing

- the first time with the value of the key (0x5AF0) into the KEY bit field and the required target mode into the TARGET_MODE bit field,
- and the second time with the inverted value of the key (0xA50F) into the KEY bit field and the required target mode into the TARGET_MODE bit field.

Once a valid mode transition request is detected, the target mode configuration information is loaded from the corresponding ME_<mode>_MC register. The mode transition request may require a number of cycles depending on the programmed configuration, and software should check the S_CURRENT_MODE bit field and the S_MTRANS bit of the global status register ME_GS to verify when the mode has been correctly entered and the transition process has completed. For a description of valid mode requests, please refer to [Section 35.4.5, Mode transition interrupts](#).

Any modification of the mode configuration register of the currently selected mode will not be taken into account immediately but on the next request to enter this mode. This means that transition requests such as RUN0...3 → RUN0...3, DRUN → DRUN, SAFE → SAFE, and TEST → TEST are considered valid mode transition requests. As soon as the mode request is accepted as valid, the S_MTRANS bit is set till the status in the ME_GS register matches the configuration programmed in the respective ME_<mode>_MC register.

NOTE

It is recommended that software poll the S_MTRANS bit in the ME_GS register after requesting a transition to HALT0 or STOP0 modes.




Figure 35-23. MC_ME mode diagram

35.4.2 Modes details

35.4.2.1 RESET mode

The device enters this mode on the following events:

- From SAFE, DRUN, RUN0...3, or TEST mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0000”
- From any mode due to a system reset by the MC_RGM because of some non-recoverable hardware failure in the system (see the MC_RGM chapter for details)

Transition to this mode is instantaneous, and the system remains in this mode until the reset sequence is finished. The mode configuration information for this mode is provided by the ME_RESET_MC register. This mode has a pre-defined configuration, and the 16 MHz int. RC osc. is selected as the system clock.

35.4.2.2 DRUN mode

The device enters this mode on the following events:

- Automatically from RESET mode after completion of the reset sequence
- From RUN0...3, SAFE, or TEST mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0011”

As soon as any of the above events has occurred, a DRUN mode transition request is generated. The mode configuration information for this mode is provided by the ME_DRUN_MC register. In this mode, the flashes, all clock sources, and the system clock configuration can be controlled by software as required. After system reset, the software execution starts with the default configuration selecting the 16 MHz int. RC osc. as the system clock.

This mode is intended to be used by software

- to initialize all registers as per the system needs

NOTE

Software must ensure that the code executes from RAM before changing to this mode if the flashes are configured to be in the low-power or power-down state in this mode.

35.4.2.3 SAFE mode

The device enters this mode on the following events:

- From DRUN, RUN0...3, or TEST mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0010”
- From any mode except RESET due to a SAFE mode request generated by the MC_RGM because of some potentially recoverable hardware failure in the system (see [Chapter 14, Clock Generation Module \(MC_CGM\)](#), for details)

As soon as any of the above events has occurred, a SAFE mode transition request is generated. The mode configuration information for this mode is provided by the ME_SAFE_MC register. This mode has a pre-defined configuration, and the 16 MHz int. RC osc. is selected as the system clock.

If the SAFE mode is requested by software while some other mode transition process is ongoing, the new target mode becomes the SAFE mode regardless of other pending requests or new requests during the mode transition. No new mode request made during a transition to the SAFE mode will cause an invalid mode interrupt.

NOTE

If software requests to change to the SAFE mode and then requests to change back to the parent mode before the mode transition is completed, the device's final mode after mode transition will be the SAFE mode.

As long as a SAFE event is active, the system remains in the SAFE mode, and any software mode request during this time is ignored and lost.

This mode is intended to be used by software

- To assess the severity of the cause of failure and then to either
 - Re-initialize the device via the DRUN mode, or
 - Completely reset the device via the RESET mode.

If the outputs of the system I/Os need to be forced to a high impedance state upon entering this mode, the PDO bit of the ME_SAFE_MC register should be set. The input levels remain unchanged.

35.4.2.4 TEST mode

The device enters this mode on the following events:

- From the DRUN mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0001”

As soon as any of the above events has occurred, a TEST mode transition request is generated. The mode configuration information for this mode is provided by the ME_TEST_MC register. Except for the main voltage regulator, all resources of the system are configurable in this mode. The system clock to the whole system can be stopped by programming the SYSCLK bit field to “1111,” and in this case, the only way to exit this mode is via a device reset.

This mode is intended to be used by software

- to execute software test routines

NOTE

Software must ensure that the code executes from RAM before changing to this mode if the flashes are configured to be in the low-power or power-down state in this mode.

35.4.2.5 RUN0...3 modes

The device enters one of these modes on the following events:



- From the DRUN, SAFE, or another RUN0...3 mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0100...0111”
- From the HALT0 mode due to an interrupt event
- From the STOP0 mode due to an interrupt or wakeup event

As soon as any of the above events has occurred, a RUN0...3 mode transition request is generated. The mode configuration information for these modes is provided by the ME_RUN0...3_MC registers. In these modes, the flashes, all clock sources, and the system clock configuration can be controlled by software as required.

These modes are intended to be used by software

- To execute application routines

NOTE

Software must ensure that the code executes from RAM before changing to this mode if the flashes are configured to be in the low-power or power-down state in this mode.

35.4.2.6 HALT0 mode

The device enters this mode on the following events:

- From one of the RUN0...3 modes when the TARGET_MODE bit field of the ME_MCTL register is written with “1000.”

As soon as any of the above events has occurred, a HALT0 mode transition request is generated. The mode configuration information for this mode is provided by ME_HALT0_MC register. This mode is quite configurable, and the ME_HALT0_MC register should be programmed according to the system needs. The flashes can be put in low-power or power-down mode as needed. If a HALT0 mode request occurs while an interrupt request is active, the transition to HALT0 is aborted with the resultant mode being the current mode, SAFE (on SAFE mode request), or DRUN (on reset), and an invalid mode interrupt is not generated.

This mode is intended as a first-level low-power mode with

- The core clock frozen
- Only a few peripherals running

and to be used by software

- To wait until it is required to do something and then to react quickly (i.e., within a few system clock cycles of an interrupt event)

35.4.2.7 STOP0 mode

The device enters this mode on the following events:

- From one of the RUN0...3 modes when the TARGET_MODE bit field of the ME_MCTL register is written with “1010.”

As soon as any of the above events has occurred, a STOP0 mode transition request is generated. The mode configuration information for this mode is provided by the ME_STOP0_MC register. This mode is fully configurable, and the ME_STOP0_MC register should be programmed according to the system needs. The following clock sources are switched off in this mode:

- The system PLL
- The secondary PLL

The flashes can be put in power-down mode as needed. If a STOP0 mode request occurs while any interrupt or wakeup event is active, the transition to STOP0 is aborted with the resultant mode being the current mode, SAFE (on SAFE mode request), or DRUN (on reset), and an invalid mode interrupt is not generated.

This can be used as an advanced low-power mode with the core clock frozen and almost all peripherals stopped.

This mode is intended as an advanced low-power mode with

- The core clock frozen
- Almost all peripherals stopped

and to be used by software

- To wait until it is required to do something with no need to react quickly (e.g., allow for system clock source to be re-started)

This mode can be used to stop all clock sources and thus preserve the device status. When exiting the STOP0 mode, the 16 MHz internal RC oscillator clock is selected as the system clock until the target clock is available.

35.4.3 Mode transition process

The process of mode transition follows the following steps in a pre-defined manner depending on the current device mode and the requested target mode. In many cases of mode transition, not all steps need to be executed based on the mode control information, and some steps may not be applicable according to the mode definition itself.

35.4.3.1 Target mode request

The target mode is requested by accessing the ME_MCTL register with the required keys. This mode transition request by software must be a valid request satisfying a set of pre-defined rules to initiate the process. If the request fails to satisfy these rules, it is ignored, and the TARGET_MODE bit field is not updated. An optional interrupt can be generated for invalid mode requests. Refer to [Section 35.4.5, Mode transition interrupts](#), for details.

In the case of mode transitions occurring because of hardware events such as a reset, a SAFE mode request, or interrupt requests and wakeup events to exit from low-power modes, the TARGET_MODE bit field of the ME_MCTL register is automatically updated with the appropriate target mode. The mode change process start is indicated by the setting of the mode transition status bit S_MTRANS of the ME_GS register.

A RESET mode requested via the ME_MCTL register is passed to the MC_RGM, which generates a global system reset and initiates the reset sequence. The RESET mode request has the highest priority, and the MC_ME is kept in the RESET mode during the entire reset sequence.

The SAFE mode request has the next highest priority after reset. It can be generated either by software via the ME_MCTL register from all software running modes including DRUN, RUN0...3, and TEST or by the MC_RGM after the detection of system hardware failures, which may occur in any mode.

35.4.3.2 Target mode configuration loading

On completion of the [Target mode request](#) step, the target mode configuration from the ME_<target mode>_MC register is loaded to start the resources (voltage sources, clock sources, flashes, pads, etc.) control process.

An overview of resource control possibilities for each mode is shown in [Table 35-16](#). A ‘√’ indicates that a given resource is configurable for a given mode.

Table 35-16. MC_ME resource control overview

Resource	Mode						
	RESET	TEST	SAFE	DRUN	RUN0...3	HALT0	STOP0
IRCOSC	on	√ on	on	on	on	√ on	√ on
XOSC	off	√ off	off	√ off	√ off	√ off	√ off
PLL0	off	√ off	off	√ off	√ off	√ off	off
PLL1	off	√ off	off	√ off	√ off	√ off	√ off
CFLASH	normal	√ normal	normal	√ normal	√ normal	√ low-power	√ power-down
DFLASH	normal	√ normal	normal	√ normal	√ normal	√ low-power	√ power-down
MVREG	on	on	on	on	on	√ on	√ on
PDO	off	√ off	√ on	off	off	off	√ off

35.4.3.3 Peripheral clocks disable

On completion of the [Target mode request](#) step, the MC_ME requests each peripheral to enter its stop mode when:

- The peripheral is configured to be disabled via the target mode, the peripheral configuration registers ME_RUN_PC0...7 and ME_LP_PC0...7, and the peripheral control registers ME_PCTL0...143

WARNING

The MC_ME does not automatically request peripherals to enter their stop modes if the power domains in which they are residing are to be turned off due to a mode change. Therefore, it is software's responsibility to ensure that those peripherals that are to be powered down are configured in the MC_ME to be frozen.

Each peripheral acknowledges its stop mode request after closing its internal activity. The MC_ME then disables the corresponding clock(s) to this peripheral.

In the case of a SAFE mode transition request, the MC_ME does not wait for the peripherals to acknowledge the stop requests. The SAFE mode clock gating configuration is applied immediately regardless of the status of the peripherals' stop acknowledges.

Please refer to [Section 35.4.6, Peripheral clock gating](#), for more details.

Each peripheral that may block or disrupt a communication bus to which it is connected ensures that these outputs are forced to a safe or recessive state when the device enters the SAFE mode.

35.4.3.4 Processor low-power mode entry

If, on completion of the [Peripheral clocks disable](#) step, the mode transition is to the HALT0 mode, the MC_ME requests the processor to enter its halted state. The processor acknowledges its halt state request after completing all outstanding bus transactions.

If, on completion of the [Peripheral clocks disable](#) step, the mode transition is to the STOP0 mode, the MC_ME requests the processor to enter its stopped state. The processor acknowledges its stop state request after completing all outstanding bus transactions.

35.4.3.5 Processor and system memory clock disable

If, on completion of the [Processor low-power mode entry](#) step, the mode transition is to the HALT0 or STOP0 mode and the processor is in its appropriate halted or stopped state, the MC_ME disables the processor and system memory clocks to achieve further power saving.

The clocks to the processor and system memory are unaffected while transitioning between software running modes such as DRUN, RUN0...3, and SAFE.

WARNING

Clocks to the whole device including the processor and system memory can be disabled in TEST mode.

35.4.3.6 Clock sources switch-on

On completion of the [Processor low-power mode entry](#) step, the MC_ME switches on all clock sources based on the *<clock source>ON* bits of the ME_*<current mode>*_MC and ME_*<target mode>*_MC registers. The following clock sources are switched on at this step:

- The 16 MHz internal RC oscillator
- The 4-40 MHz crystal oscillator
- The system PLL
- The secondary PLL

The clock sources that are required by the target mode are switched on. The duration required for the output clocks to be stable depends on the type of source, and all further steps of mode transition depending on one or more of these clocks waits for the stable status of the respective clocks. The availability status of these clocks is updated in the S_*<clock source>* bits of ME_GS register.

The clock sources that need to be switched off are unaffected during this process in order to not disturb the system clock, which might require one of these clocks before switching to a different target clock.

35.4.3.7 Flash modules switch-on

On completion of the step, if one or more of the flashes needs to be switched to normal mode from its low-power or power-down mode based on the CFLAON and DFLAON bit fields of the ME_*<current mode>*_MC and ME_*<target mode>*_MC registers, the MC_ME requests the flash to exit from its low-power/power-down mode. When the flashes are available for access, the S_CFLA and S_DFLA bit fields of the ME_GS register are updated to “11” by hardware.

WARNING

It is illegal to switch the flashes from low-power mode to power-down mode and from power-down mode to low-power mode. The MC_ME, however, does not prevent this nor does it flag it.

35.4.3.8 Pad outputs-on

On completion of the step, if the PDO bit of the ME_*<target mode>*_MC register is cleared, then

- all pad outputs are enabled to return to their previous state
- the I/O pads power sequence driver is switched on

35.4.3.9 Peripheral clocks enable

Based on the current and target device modes, the peripheral configuration registers ME_RUN_PC0...7, ME_LP_PC0...7, and the peripheral control registers ME_PCTL0...143, the MC_ME enables the clocks for selected modules as required. This step is executed only after the process is completed.

35.4.3.10 Processor and Memory Clock Enable

If the mode transition is from any of the low-power modes HALT0 or STOP0 to RUN0...3, the clocks to the processor and system memory are enabled. The process of enabling these clocks is executed only after the [Flash modules switch-on](#) process is completed.

35.4.3.11 Processor low-power mode exit

If the mode transition is from any of the low-power modes HALT0 or STOP0 to RUN0...3, the MC_ME requests the processor to exit from its halted or stopped state. This step is executed only after the [Processor and Memory Clock Enable](#) process is completed.

35.4.3.12 System clock switching

Based on the SYSCLK bit field of the ME_<current mode>_MC and ME_<target mode>_MC registers, if the target and current system clock configurations differ, the following method is implemented for clock switching.

- The target clock configuration for the 16 MHz int. RC osc. takes effect only after the S_IRCOSC bit of the ME_GS register is set by hardware (i.e., the 16 MHz internal RC oscillator has stabilized).
- The target clock configuration for the system PLL takes effect only after the S_PLL0 bit of the ME_GS register is set by hardware (i.e., the system PLL has stabilized).
- If the clock is to be disabled, the SYSCLK bit field should be programmed with “1111.” This is possible only in the TEST mode.

The current system clock configuration can be observed by reading the S_SYSCLK bit field of the ME_GS register, which is updated after every system clock switching. Until the target clock is available, the system uses the previous clock configuration.

System clock switching starts only after

- The [Clock sources switch-on](#) process has completed if the target system clock source is one of the following:
 - The 16 MHz internal RC oscillator
 - The system PLL
- The [Peripheral clocks disable](#) process has completed in order not to change the system clock frequency before peripherals close their internal activities

An overview of system clock source selection possibilities for each mode is shown in [Table 35-17](#). A ‘√’ indicates that a given clock source is selectable for a given mode.

Table 35-17. MC_ME system clock selection overview

System clock Source	Mode						
	RESET	TEST	SAFE	DRUN	RUN0...3	HALT0	STOPO
16 MHz int. RC osc.	√ (default)	√ (default)	√ (default)	√ (default)	√ (default)	√ (default)	√ (default)
system PLL		√		√	√	√	
system clock is disabled		√ ¹					

NOTES:

¹ Disabling the system clock during TEST mode will require a reset in order to exit TEST mode

35.4.3.13 Pad switch-off

If the PDO bit of the ME_<target mode>_MC register is '1' then

- The outputs of the pads are forced to the high impedance state if the target mode is SAFE or TEST

This step is executed only after the [Peripheral clocks disable](#) process has completed.

35.4.3.14 Clock sources (with no dependencies) switch-off

Based on the device mode and the <clock source>ON bits of the ME_<mode>_MC registers, if a given clock source is to be switched off and no other clock source needs it to be on, the MC_ME requests the clock source to power down and updates its availability status bit S_<clock source> of the ME_GS register to '0'. The following clock sources switched off at this step:

- The system PLL
- The secondary PLL

This step is executed only after the [System clock switching](#) process has completed.

35.4.3.15 Clock sources (with dependencies) switch-off

Based on the device mode and the <clock source>ON bits of the ME_<mode>_MC registers, if a given clock source is to be switched off and all clock sources that need this clock source to be on have been switched off, the MC_ME requests the clock source to power down and updates its availability status bit S_<clock source> of the ME_GS register to '0'. The following clock sources switched off at this step:

- The 16 MHz internal RC oscillator
- The 4-40 MHz crystal oscillator

This step is executed only after

- The [System clock switching](#) process has completed in order not to lose the current system clock during mode transition



- The **Clock sources (with no dependencies) switch-off** process has completed in order to, for example, prevent unwanted lock transitions

35.4.3.16 Flash switch-off

Based on the CFLAON and DFLAON bit fields of the ME_<current mode>_MC and ME_<target mode>_MC registers, if any of the flashes is to be put in its low-power or power-down mode, the MC_ME requests the flash to enter the corresponding power mode and waits for the flash to acknowledge. The exact power mode status of the flashes is updated in the S_CFLA and S_DFLA bit fields of the ME_GS register. This step is executed only when the **Processor and system memory clock disable** process has completed.

35.4.3.17 Current mode update

The current mode status bit field S_CURRENT_MODE of the ME_GS register is updated with the target mode bit field TARGET_MODE of the ME_MCTL register when:

- All the updated status bits in the ME_GS register match the configuration specified in the ME_<target mode>_MC register
- Power sequences are done
- Clock disable/enable process is finished
- Processor low-power mode (halt/stop) entry and exit processes are finished

Software can monitor the mode transition status by reading the S_MTRANS bit of the ME_GS register. The mode transition latency can differ from one mode to another depending on the resources' availability before the new mode request and the target mode's requirements.

If a mode transition is taking longer to complete than is expected, the ME_DMTS register can indicate which process is still in progress.




Figure 35-24. MC_ME transition diagram

35.4.4 Protection of mode configuration registers

While programming the mode configuration registers `ME_<mode>_MC`, the following rules must be respected. Otherwise, the write operation is ignored and an invalid mode configuration interrupt may be generated.

- If the 16 MHz int. RC osc. is selected as the system clock, IRCOSC must be on.
- If the system PLL clock is selected as the system clock, PLL0 must be on.
- If PLL0 is on, XOSC must also be on.
- If PLL1 is on, XOSC must also be on.

NOTE

Software must ensure that clock sources with dependencies other than those mentioned above are switched on as needed. There is no automatic protection mechanism to check this in the `MC_ME`.

- Configuration “00” for the CFLAON and DFLAON bit fields is reserved.
- Configuration “10” for the DFLAON bit field is reserved.
- If the DFLAON bit field is set to “11,” the CFLAON field must also be set to “11.”
— DFLASH
- System clock configurations marked as ‘reserved’ may not be selected.
- Configuration “1111” for the SYSCLK bit field is allowed only for the TEST mode, and only in this case may all system clock sources be turned off.

WARNING

If the system clock is stopped during TEST mode, the device can exit only via a system reset.

35.4.5 Mode transition interrupts

The `MC_ME` provides interrupts for incorrectly configuring a mode, requesting an invalid mode transition, indicating a SAFE mode transition not due to a software request, and indicating when a mode transition has completed.

35.4.5.1 Invalid mode configuration interrupt

Whenever a write operation is attempted to the `ME_<mode>_MC` registers violating the protection rules mentioned in the [Section 35.4.4, Protection of mode configuration registers](#), the interrupt pending bit `I_ICONF` of the `ME_IS` register is set and an interrupt request is generated if the mask bit `M_ICONF` of `ME_IM` register is ‘1’.

35.4.5.2 Invalid mode transition interrupt

The mode transition request is considered invalid under the following conditions:



- If the system is in the SAFE mode and the SAFE mode request from MC_RGM is active, and if the target mode requested is other than RESET or SAFE, then this new mode request is considered to be invalid, and the S_SEA bit of the ME_IMTS register is set.
- If the TARGET_MODE bit field of the ME_MCTL register is written with a value different from the specified mode values (i.e., a non-existing mode), an invalid mode transition event is generated. When such a non existing mode is requested, the S_NMA bit of the ME_IMTS register is set. This condition is detected regardless of whether the proper key mechanism is followed while writing the ME_MCTL register.
- If some of the device modes are disabled as programmed in the ME_ME register, their respective configurations are considered reserved, and any access to the ME_MCTL register with those values results in an invalid mode transition request. When such a disabled mode is requested, the S_DMA bit of the ME_IMTS register is set. This condition is detected regardless of whether the proper key mechanism is followed while writing the ME_MCTL register.
- If the target mode is not a valid mode with respect to the current mode, the mode request illegal status bit S_MRI of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.
- If further new mode requests occur while a mode transition is in progress (the S_MTRANS bit of the ME_GS register is '1'), the mode transition illegal status bit S_MTI of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.

NOTE

As the causes of invalid mode transitions may overlap at the same time, the priority implemented for invalid mode transition status bits of the ME_IMTS register in the order from highest to lowest is S_SEA, S_NMA, S_DMA, S_MRI, and S_MTI.

As an exception, the mode transition request is not considered as invalid under the following conditions:

- A new request is allowed to enter the RESET or SAFE mode irrespective of the mode transition status.
- As the exit of HALT0 and STOP0 modes depends on the interrupts of the system, which can occur at any instant, these requests to return to RUN0...3 modes are always valid.
- In order to avoid any unwanted lockup of the device modes, software can abort a mode transition by requesting the parent mode if, for example, the mode transition has not completed after a software determined 'reasonable' amount of time for whatever reason. The parent mode is the device mode before a valid mode request was made.
- Self-transition requests (e.g., RUN0 → RUN0) are not considered as invalid even when the mode transition process is active (i.e., S_MTRANS is '1'). During the low-power mode exit process, if the system is not able to enter the respective RUN0...3 mode properly (i.e., all status bits of the ME_GS register match with configuration bits in the ME_<mode>_MC register), then software can only request the SAFE or RESET mode. It is not possible to request any other mode or to go back to the low-power mode again.

Whenever an invalid mode request is detected, the interrupt pending bit I_IMODE of the ME_IS register is set, and an interrupt request is generated if the mask bit M_IMODE of the ME_IM register is '1'.

35.4.5.3 SAFE mode transition interrupt

Whenever the system enters the SAFE mode as a result of a SAFE mode request from the MC_RGM due to a hardware failure, the interrupt pending bit I_SAFE of the ME_IS register is set, and an interrupt is generated if the mask bit M_SAFE of ME_IM register is '1'.

The SAFE mode interrupt pending bit can be cleared only when the SAFE mode request is deasserted by the MC_RGM (see the MC_RGM chapter for details on how to clear a SAFE mode request). If the system is already in SAFE mode, any new SAFE mode request by the MC_RGM also sets the interrupt pending bit I_SAFE. However, the SAFE mode interrupt pending bit is not set when the SAFE mode is entered by a software request (i.e., programming of ME_MCTL register).

35.4.5.4 Mode transition complete interrupt

Whenever the system fully completes a mode transition (i.e., the S_MTRANS bit of ME_GS register transits from '1' to '0'), the interrupt pending bit I_MTC of the ME_IS register is set, and an interrupt request is generated if the mask bit M_MTC of the ME_IM register is '1'. The interrupt bit I_MTC is not set when entering low-power modes HALT0 and STOP0 in order to avoid the same event requesting the immediate exit of these low-power modes.

35.4.6 Peripheral clock gating

During all device modes, each peripheral can be associated with a particular clock gating policy determined by two groups of peripheral configuration registers.

The run peripheral configuration registers ME_RUN_PC0...7 are chosen only during the software running modes DRUN, TEST, SAFE, and RUN0...3. All configurations are programmable by software according to the needs of the application. Each configuration register contains a mode bit that determines whether or not a peripheral clock is to be gated. Run configuration selection for each peripheral is done by the RUN_CFG bit field of the ME_PCTL0...143 registers.

The low-power peripheral configuration registers ME_LP_PC0...7 are chosen only during the low-power modes HALT0 and STOP0. All configurations are programmable by software according to the needs of the application. Each configuration register contains a mode bit that determines whether or not a peripheral clock is to be gated. Low-power configuration selection for each peripheral is done by the LP_CFG bit field of the ME_PCTL0...143 registers.

Any modifications to the ME_RUN_PC0...7, ME_LP_PC0...7, and ME_PCTL0...143 registers do not affect the clock gating behavior until a new mode transition request is generated.

Whenever the processor enters a debug session during any mode, the following occurs for each peripheral:

- The clock is gated if the DBG_F bit of the associated ME_PCTL0...143 register is set. Otherwise, the peripheral clock gating status depends on the RUN_CFG and LP_CFG bits. Any further modifications of the ME_RUN_PC0...7, ME_LP_PC0...7, and ME_PCTL0...143 registers during a debug session will take effect immediately without requiring any new mode request.

35.4.7 Application example

Figure 35-25 shows an example application flow for requesting a mode change and then waiting until the mode transition has completed.




Figure 35-25. MC_ME application example flow diagram

Chapter 36

Multi-Port DDR DRAM Controller (MDDRC)

36.1 Introduction

This chapter describes the multi-port DDR DRAM controller (MDDRC).

The MDDRC is a multi-port DRAM controller (three ports). It supports Mobile-DDR¹, DDR-1, DDR-2, and SDR memories.

A block diagram of the multi-port DRAM controller is shown in [Figure 36-1](#).

36.1.1 Overview

The DRAM controller is a multi-port controller that listens to incoming requests on the three incoming buses and decides on each rising clock edge what command needs to be sent to the DRAM. Each incoming bus is a 64-bit AHB bus.

The block supports connection of one DRAM rank (one chip selects) and supports the four major classes of DRAM:

- Mobile-DDR (LPDDR)
- DDR1
- DDR2²
- SDR

It supports these memories in 16-bit wide configurations.

The DRAM controller listens to the incoming requests to all the buses in parallel and then sends commands to the DRAM from the highest priority bus at the current time, while the DRAM is ready to receive the command from this particular bus. If the DRAM is blocked because it needs to meet a timing requirement, the controller sends a command from a bus where there is no blockage.

For example, suppose bus one has an incoming request on priority five, and it hits in bank 1 and the page is not open (the bank needs a precharge+activate command before the request can be serviced). Bus two has an incoming request on priority four, it hits in bank two and the correct page is already open. In this case, the DRAM controller accepts the bus two request first. While it is reading from the appropriate bank, it issues the active+precharge command for the bus one request. Because the DRAM controller sees it cannot issue the read for the bus one request (the bank needs precharge + activate), it takes the bus two request first. Because it can issue the read, the correct page is open. During this, it issues the precharge + activate for the bus 1 request in the background. This request does not suffer from the bus two request being serviced first.

The embedded priority manager determines the relative priority of each bus, and this is used by the DRAM controller to determine which requests are more urgent.

1. The JEDEC standard calls these LPDDR. Most DRAM vendors call them Mobile-DDR.

2. DDR2 can be used only if its minimum frequency is 90 MHz.




Figure 36-1. Block Diagram of the Multi-port DRAM Controller

36.2 Features

- Supports CAS latency of 2, 3, or 4 clock cycles
- Master buses
 - Three incoming master buses
 - Supports 8-byte and 16-byte bursts
 - Supports byte enables
 - Supports 4-bit priority signal for each bus.

- Arbitration protocol
 - Inside the arbiter block, six different arbiters take out the highest priority request in a certain class. All the arbiters are DRAM state aware, meaning they disregard requests that cannot be sent to the DRAM because of DRAM timing limitations.
 - Arbiter 1: Looks for highest priority read command
 - Arbiter 2: Looks for highest priority write command
 - Arbiter 3: Looks for highest priority activate-for-read command
 - Arbiter 4: Looks for highest priority activate-for-write command
 - Arbiter 5: Looks for highest priority precharge-for-read command
 - Arbiter 6: Looks for highest priority precharge-for-write command
 - After the first prioritization, the next round of arbitrating between the different arbiters is done. A fixed-priority schema is followed:
 - Read and write commands have highest priority
 - Activate has next-highest priority
 - Precharge has lowest priority
 - The DRAM is in read or write mode. In read mode, reads have priority over writes. In write mode, writes have priority over read.
 - DRAM only switches from read to write mode or vice-versa if:
 - A high-priority write is found, and the write buffer is full.
 - A high-priority read is found.
 - The device is in read mode, but no more reads pending
 - The device is in write mode, but no more writes pending.
- Write buffer contains four 16-byte entries
- Supports 16-bit-wide Mobile-DDR/DDR1/DDR2 and SDR DRAM devices
- Controller supports one chip select, 8 banks per chip select (8 banks total)
- Supports dynamic on-die termination in the host device and in the DRAM.

36.3 Memory map and register description

36.3.1 Memory map

Table 36-1. MDDRC memory map

Offset from MDDRC_BASE (0xC3F9_8000)	Register	Access ¹	Reset Value ²	Section/Page
0x0000	DDR System Configuration Register (DDR_SYS_CONFIG)	R/W	0x1000_0000	on page 36-5
0x0004	DDR Time Config0 Register (DDR_TIME_CONFIG0)	R/W	0x0000_0000	on page 36-9
0x0008	DDR Time Config1 Register (DDR_TIME_CONFIG1)	R/W	0x0000_0000	on page 36-10

Table 36-1. MDDRC memory map (continued)

Offset from MDDRC_BASE (0xC3F9_8000)	Register	Access ¹	Reset Value ²	Section/Page
0x000C	DDR Time Config2 Register (DDR_TIME_CONFIG2)	R/W	0x0000_0000	on page 36-10
0x0010	DRAM Command Register (DDR_COMMAND)	R/W	0x0000_0000	on page 36-14
0x0014	Compact Command Register (DDR_COMPACT_COMMAND)	R/W	0x0000_0000	on page 36-15
0x0018	Self-Refresh Command Register 0 (SELF_REFRESH_CMD_0)	R/W	0x0000_0000	on page 36-17
0x001C	Self-Refresh Command Register 1 (SELF_REFRESH_CMD_1)	R/W	0x0000_0000	on page 36-17
0x0020	Self-Refresh Command Register 2 (SELF_REFRESH_CMD_2)	R/W	0x0000_0000	on page 36-17
0x0024	Self-Refresh Command Register 3 (SELF_REFRESH_CMD_3)	R/W	0x0000_0000	on page 36-17
0x0028	Self-Refresh Command Register 4 (SELF_REFRESH_CMD_4)	R/W	0x0000_0000	on page 36-17
0x002C	Self-Refresh Command Register 5 (SELF_REFRESH_CMD_5)	R/W	0x0000_0000	on page 36-17
0x0030	Self-Refresh Command Register 6 (SELF_REFRESH_CMD_6)	R/W	0x0000_0000	on page 36-17
0x0034	Self-Refresh Command Register 7 (SELF_REFRESH_CMD_7)	R/W	0x0000_0000	on page 36-17
0x0038	DQS Config Offset Count Register (DQS_CONFIG_OFFSET_COUNT)	R/W	0x0000_0000	on page 36-18
0x003C	DQS Config Offset Time Register (DQS_CONFIG_OFFSET_TIME)	R/W	0x0000_0000	on page 36-18
0x0040	DQS Delay Status Register (DQS_DELAY_STATUS)	R	0x0UUU_0U UU	on page 36-19
0x0044	DDR Auxiliary Configuration Register (DDR_AUX_CONFIG)	R/W	0x0000_0000	on page 36-20
0x0048–0x005F	Reserved			
0x0060	DDR Extra Attributes Register ()	R/W	0x0000_0000	on page 36-21
0x0064–0x007F	Reserved			
0x0080–0x0148	Priority Manager (PRIOMAN) registers—see Chapter 37, Multi-Port DRAM Controller Priority Manager (PRIOMAN)			
0x014C–0x03F F	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.

36.3.2 Register descriptions

36.3.2.1 DDR System Configuration Register (DDR_SYS_CONFIG)

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	RST_B	CKE	CLK_ON	CMD_MODE	DRAM_ROW_SELECT				DRAM_BANK_SELECT				READ_TEST	SELFREFEN	0	RDLY[3]	
W																	
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	RDLY[2:0]				HALF_QS_DLY	QUART_QS_DLY	WDLY[2:0]			EARLY_ODT	ON_DIE_TERMINATE	FIFO_OV_PEND	FIFO_UV_PEND	0	0	FIFO_OV_EN	FIFO_UV_EN
W											w1c	w1c					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Figure 36-2. DDR System Configuration Register (DDR_SYS_CONFIG)

Table 36-2. DDR_SYS_CONFIG field descriptions

Field	Description
RST_B	DRAM controller soft reset. When this bit is 0, the DRAM controller is in the reset state. When this bit is 1, the DRAM controller is out of reset. The bit controls the reset to the internal state machines. The configuration registers are reset by the resets from the hardware reset block, not by this bit.
CKE	Value on the DRAM CKE pin. For functional operation, this needs to be high. During power-down, value can be low.
CLK_ON	When this bit is 1, the DRAM clock is running. When this bit is 0, the DRAM clock is stopped
CMD_MODE	When this bit is 0, the DRAM controller is in normal operation. When this bit is 1, the DRAM controller is in command mode and does not respond to requests on the incoming buses. Command mode is used for DRAM initialization and to switch the DRAM into and out of the different power-down and self-refresh modes.
DRAM_ROW_SELECT and DRAM_BANK_SELECT	These fields control the multiplexing of the bus address to the DRAM bank and row address. Table 36-4 and Table 36-6 give the details. DRAM column address is given in Table 36-5 .
READ_TEST	These fields are for production test. Do not use.
SELFREFEN	Self-refresh enable. When this bit is 1, the DRAM controller autonomously enters and exits the self-refresh using the self-refresh command registers when requested by the PMC. When the bit is 0, the transition is blocked.

Table 36-2. DDR_SYS_CONFIG field descriptions (continued)

Field	Description												
RDLY[3:0]	<p>This field controls the expected delay between sending a read command to the DRAM and receiving the read data from the DRAM.</p> <p>RDLY, HALF DQS DLY, and QUART DQS delay together to code for t_{DQSEN}.</p> <p>The t_{DQSEN} is the delay between the read command and when the internal DQS enable goes high. See Figure 36-3. Timing is internally compensated, and is referred to timing at the device pins. t_{DQSEN} should be selected so the L-H transition of DQS enable is always in the preamble of the DQS input of the READ command. Required t_{DQSEN} value depends on the CAS latency (CL), the distance between the DRAM and the device, and the type of DRAM used. Table 36-3 gives the detail on programming t_{DQSEN}.</p>												
HALF DQS DLY	<p>This field is an extra field to control the expected read delay between issuing the read command and getting read data from the DRAM. This field offers 1/2 System Bus Clock cycle granularity when programming the delay. See description of field RDLY for details.</p>												
QUART DQS DLY	<p>This field is an extra field to control the expected read delay between issuing the read command, and getting read data from the DRAM. This field offers 1/4 System Bus Clock cycle granularity when programming the delay. See the description of the RDLY bitfield.</p>												
WDLY[2:0]	<p>This field controls the write latency (WL) for write commands.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>WDLY[2:0]</th> <th>Write Latency (System Bus Clock Cycles)</th> </tr> </thead> <tbody> <tr> <td>0b001</td> <td>1</td> </tr> <tr> <td>0b010</td> <td>2</td> </tr> <tr> <td>0b011</td> <td>3</td> </tr> <tr> <td>0b100</td> <td>4</td> </tr> <tr> <td colspan="2" style="text-align: center;">Other values of WDLY are reserved.</td> </tr> </tbody> </table>	WDLY[2:0]	Write Latency (System Bus Clock Cycles)	0b001	1	0b010	2	0b011	3	0b100	4	Other values of WDLY are reserved.	
WDLY[2:0]	Write Latency (System Bus Clock Cycles)												
0b001	1												
0b010	2												
0b011	3												
0b100	4												
Other values of WDLY are reserved.													
EARLY ODT	<p>This bit needs to be set if write latency is 1 (WDLY[2:0] = 001) and on die termination is used with DDR2 DRAM. It makes sure the DRAM controller asserts the ODT signal going to the DRAM one clock ahead of issuing the write command.</p>												
ON DIE TERMINATE	<p>This bit controls on-die termination (ODT) in the controller. If this bit is 1, the internal pads generate ODT during read. If the bit is 0, no ODT is provided. The ODT in the DRAM is controlled via the DRAM internal configuration registers. Please consult DRAM data sheet for it.</p>												

Table 36-2. DDR_SYS_CONFIG field descriptions (continued)

Field	Description
FIFO OV PENDING FIFO UV PENDING FIFO OV EN FIFO UV EN	<p>These bits control the interrupt generation by the DRAM controller. The DRAM controller has two interrupts: FIFO OV pending and FIFO UV pending. These interrupts are set on overflow or underflow of the FIFO in the read block. When a read command is sent to the DRAM, it is entered into a FIFO. The DRAM is expected to answer by sending back the read data with some up and down edges on the DQS lines (the DQS strobes) used to clock the data. The DRAM controller clocks the read data with the DQS strobes supplied by the DRAM and retrieves the read command from the FIFO after receiving the correct number of read strobes. When the read data strobes returned by the DRAM do not match the expectations of the controller, the FIFO may underflow (if too many DQS strobes are coming back from the DRAM) or overflow (if not enough DQS strobes are coming back). These underflows and overflows are basically the result of problems with the DRAM interface or incorrect parameter settings in the controller or the DRAM. Care has been taken during the design of the DRAM controller not to enter a hang-up state when this occurs. However, read data is corrupt and CPU is informed via the FIFO overflow and FIFO underflow interrupts. The issue is also discussed in Section 36.4.7, Bus interface.</p> <ul style="list-style-type: none"> • FIFO_OV_PENDING and FIFO_UV_PENDING signal to the CPU if an overflow or underflow interrupt is pending. Write “1” to these bits clears the corresponding interrupt. • FIFO_OV_EN and FIFO_UV_EN bits are interrupt enable bits. If the pending + enable bit is set at the same time, the interrupt is sent to the CPU.




Figure 36-3. t_{DQSEN}

Table 36-3. Programming t_{DQSEN}

{rdly[3:0],half_dqs_dly,quart_dqs_dly}	t_{DQSEN} (System Bus Clock Cycles)
1000 0 0	0.5
1000 0 1	0.75
1000 1 0	1.0
1000 1 1	1.25
0100 0 0	1.5
0100 0 1	1.75
0100 1 0	2.0
0100 1 1	2.25
0010 0 0	2.5

Table 36-3. Programming t_{DQSEN} (continued)

{rdly[3:0],half_dqs_dly,quart_dqs_dly}	t_{DQSEN} (System Bus Clock Cycles)
0010 0 1	2.75
0010 1 0	3.0
0010 1 1	3.25
0001 0 0	3.5
0001 0 1	3.75
0001 1 0	4.0
0001 1 1	4.25
0000 0 0	4.5
0000 0 1	4.75
0000 1 0	5.0
0000 1 1	5.25

Table 36-4. Number of DRAM Banks Addressed and Mapping of Address to DRAM Bank Address

DRAM_BANK_SELECT	Number of Banks	DRAM Bank Address
0	4	DRAM_BANK[1:0] = address[11:10]
1	4	DRAM_BANK[1:0] = address[12:11]
2	8	DRAM_BANK[2:0] = address[13:11]
3	4	DRAM_BANK[1:0] = address[13:12]
4	8	DRAM_BANK[2:0] = address[14:12]
5	4	DRAM_BANK[1:0] = address[14:13]
6	8	DRAM_BANK[2:0] = address[15:13]
7	4	DRAM_BANK[1:0] = address[15:14]
8	8	DRAM_BANK[2:0] = address[16:14]
9	4	DRAM_BANK[1:0] = address[25:24]
10	8	DRAM_BANK[2:0] = address[26:24]
11	4	DRAM_BANK[1:0] = address[26:25]
12	8	DRAM_BANK[2:0] = address[27:25]
13	8	DRAM_BANK[2:0] = address[28:26]
14	8	DRAM_BANK[2:0] = address[29:27]
15	8	DRAM_BANK[2:0] = address[30:28]

Table 36-5. Mapping of Address to DRAM Column Address

16-Bit Mode	DRAM Column Address
1	DRAM_COLUMN = {address[12:3], 2'b0}

Table 36-6. Mapping of Address to DRAM Row Address

DRAM_ROW_SELECT[2:0]	DRAM Row Address
0	DRAM_ROW[15:0] = address[25:10]
1	DRAM_ROW[15:0] = address[26:11]
2	DRAM_ROW[15:0] = address[27:12]
3	DRAM_ROW[15:0] = address[28:13]
4	DRAM_ROW[15:0] = address[29:14]
5	DRAM_ROW[15:0] = address[30:15]
6	DRAM_ROW[14:0] = address[30:16]
7	DRAM_ROW[13:0] = address[30:17]

36.3.2.2 Timing Configuration

36.3.2.2.1 DDR Time Configuration Register 0 (DDR_TIME_CONFIG0)

Address: Base + 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	DRAM_REFRESH_TIME[13:0]													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DRAM_COMMAND_TIME[7:0]								DRAM_BANK_PRE_TIME[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-4. DDR Time Configuration Register 0 (DDR_TIME_CONFIG0)

Table 36-7. DDR_TIME_CONFIG0 field descriptions

Field	Description
DRAM_REFRESH_TIME [13:0]	Refresh interval of the DRAM. Program in this register the number of System Bus Clock cycles between any two refresh requests. This register should contain the maximum number of System Bus Clock cycles between two refresh requests. The average time in System Bus Clock cycles between two refreshes to the DRAM is this number.
DRAM_COMMAND_TIME [7:0]	Time-out after sending a command to the DRAM in bypass mode. For command sent to the DRAM using the DDR_COMMAND and DDR_COMPACT_COMMAND register, the normal checking of the timing parameters is not done. Instead, any new command to the DRAM is disabled for DRAM_COMMAND_TIME[7:0] DRAM clock periods. This parameter needs to be programmed for the worst-case time-out.
DRAM_BANK_PRE_TIME [7:0]	Time-out. Any active bank, that has no outstanding requests, is automatically precharged by the DRAM controller after this time-out has elapsed since the last access to the bank. This time can be set short, which results in open banks being precharged quite fast to long, which results in open banks left open for a long time. The value is a time count in DRAM clock periods.

36.3.2.2.2 DDR Time Configuration Register 1 (DDR_TIME_CONFIG1)




Figure 36-5. DDR Time Configuration Register 1 (DDR_TIME_CONFIG1)

36.3.2.2.3 DDR Time Configuration Register 2 (DDR_TIME_CONFIG2)




Figure 36-6. DDR Time Configuration Register 2 (DDR_TIME_CONFIG2)

The DDR_TIME_CONFIG1 and DDR_TIME_CONFIG2 registers need to be programmed with the DDR1/DDR2 timing parameters. All times are given in clock cycles.

The timing parameters are selected so the controller System Bus Clock cycles match with the JEDEC DDR2 specification. To interface with DDR1 or Mobile-DDR (LPDDR), some timing parameters need not be enforced, or are calculated differently. Refer to the DRAM datasheet to determine their value. The timing parameters need to be programmed in function of this DRAM requirement. [Table 36-8](#) gives the details.

Table 36-8. Timing Parameters

Timing Parameter	Controls JEDEC Parameter (JEDEC spec)	Formulae (All times in System Bus Clock cycles)	Description
DRAM_TIME_RFC	t_{RFC}	$DRAM_TIME_RFC = t_{RFC}$	REFRESH to ACTIVE or REFRESH to REFRESH command interval.
DRAM_TIME_RRD	t_{RRD}	$DRAM_TIME_RRD = t_{RRD}$	ACTIVE bank A to ACTIVE bank B command.
DRAM_TIME_RC	t_{RC}	$DRAM_TIME_RC = t_{RC}$	ACTIVE to ACTIVE (same bank) command.
DRAM_TIME_RAS	t_{RAS}	$DRAM_TIME_RAS = t_{RAS}$	ACTIVE to PRECHARGE command.
DRAM_TIME_RCD	t_{RCD}	$DRAM_TIME_RCD = t_{RCD}$	ACTIVE to READ or WRITE delay.
DRAM_TIME_FAW	t_{FAW}	$DRAM_TIME_FAW^1 = t_{FAW}$	4-bank activate period.
DRAM_TIME_CCD	t_{CCD}	$DRAM_TIME_CCD^2 = \max(t_{CCD}, 2)$ (32-bit mode) $\max(t_{CCD}, 4)$ (16-bit mode)	CAS to CAS delay Because time is needed for data to be sent over, this time is minimum two clocks in 32-bit mode and four clocks in 16-bit mode.
DRAM_TIME_RTP	t_{RTP}	$DRAM_TIME_RTP^3 = t_{RTP}$ (32-bit mode, DDR2) $t_{RTP}+2$ (16-bit mode, DDR2)	Read to precharge delay. DRAM_TIME_RTP is the read-to-precharge delay and t_{RTP} is the <i>internal</i> read-to-precharge delay, hence, the difference for 16-bit mode. Figure 36-7 gives the details.
DRAM_TIME_RP	t_{RP}	$DRAM_TIME_RP = t_{RP}$	Precharge command period.
DRAM_TIME_RPA	t_{RP}	$DRAM_TIME_RPA^4 = t_{RP} + 1$ (8-bank device) $DRAM_TIME_RPA = t_{RP}$ (4-bank device)	Precharge all command period.
DRAM_TIME_WR1	t_{WR}	$DRAM_TIME_WR1 = WL + t_{WR} + 2$ (32-bit mode) $WL + t_{WR} + 4$ (16-bit mode)	DRAM_TIME_WR1 is the write recovery time, measured in clocks between write command and precharge command. For this reason, WL (the write latency) and the length of the actual write (2 or 4) need to be added to t_{WR} . Figure 36-8 gives the details.

Table 36-8. Timing Parameters (continued)

Timing Parameter	Controls JEDEC Parameter (JEDEC spec)	Formulae (All times in System Bus Clock cycles)	Description
DRAM_TIME_WTR1	t_{WTR}	$\text{DRAM_TIME_WTR1} =$ $\text{WL} + t_{WTR} + 2 \text{ (32-bit mode)}$ $\text{WL} + t_{WTR} + 4 \text{ (16-bit mode)}$	<p>DRAM_TIME_WTR1 is the write to read time, measured in clocks between write command and read command. For this reason, WL (the write latency) and the length of the actual write (2 or 4) need to be added to t_{WTR}.</p> <p>Figure 36-9 gives the details.</p>
DRAM_TIME_RTW1	—	$\text{DRAM_TIME_RTW1} =$ $\text{CL} - \text{WL} + 2 + t_{BTA} \text{ (32-bit)}$ $\text{CL} - \text{WL} + 4 + t_{BTA} \text{ (16-bit)}$	<p>DRAM_TIME_RTW1 is the read-to-write time, measured in clocks between the read and write command. There is no limitation on the DRAM on how to set this parameter. The parameter should be set such that there is no contention on the DQ data bus when switching from read to write. Equation given at left tries to come up with a formulae that defines the minimum value of DRAM_TIME_RTW1 to avoid contention. CL is the CAS latency, WL is the write latency, and t_{BTA} is the bus turn-around time. t_{BTA} is the minimum dead time that needs to be put on the bus between the host driving the bus and the DRAM driving the bus to take into account the transit delay on the PCB, the pad delay, the DRAM skew, and the on-chip delay.</p>

NOTES:

- ¹ For DRAMs that do not need this check, set equal to $4 \times t_{RRD}$.
- ² For DDR1 and Mobile-DDR t_{CCD} is 2 for 32-bit operation, 4 for 16-bit operation.
- ³ For DDR1 and Mobile-DDR mode, t_{RTP} is not explicitly given. It is equal to 4 for 16-bit mode, equal to 2 for 32-bit mode.
- ⁴ This timing parameter controls precharge all command period duration. The equations shown are the JEDEC definition of the t_{RPA} . Some DRAM vendors do not follow JEDEC on this, and list t_{RPA} directly. In this case, set $\text{DRAM_TIME_RPA} = t_{RPA}$.




Figure 36-7. Read to Precharge Timing Diagram




Figure 36-8. Write to Precharge Timing Diagram




Figure 36-9. Write to Read Timing Diagram




Figure 36-10. Read to Write Timing Diagram

36.3.2.3 DRAM Command Register (DDR_COMMAND)

The DRAM command register (DDR_COMMAND) gives the option to send commands directly to the DRAM. This register only operates when the command mode bit (CMD MODE, bit 3) is set in the DDR_SYS_CONFIG register.

Address: Base + 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	DRAM_COMMAND[23:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	DRAM_COMMAND[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-11. DRAM Command Register (DDR_COMMAND)

Table 36-9. DDR_COMMAND field descriptions

Field	Description
DRAM_COMMAND AND [23:0]	<p>When the DDR_SYS_CONFIG[CMD MODE] bit is set, the value written to bits [23:0] of this register is output on the DRAM address group with following mapping:</p> <ul style="list-style-type: none"> • DRAM_ADDRESS[14:0] = DRAM_COMMAND[14:0] • DRAM_ADDRESS[15] = 0 • if(DRAM_COMMAND[15] == 1) turn off CKE DRAM attribute bit¹ • DRAM_BA[2:0] = DRAM_COMMAND[18:16] • DRAM_WEB = DRAM_COMMAND[19] • DRAM_CAS = DRAM_COMMAND[20] • DRAM_RAS = DRAM_COMMAND[21] • DRAM_CS0 = DRAM_COMMAND[22] • DRAM_CS1 = DRAM_COMMAND[23] <p>Note: The intended use of the command interface is to initialize the DRAM and to put the DRAM into or out of the self-refresh and power-down modes.</p>

NOTES:

¹ CKE is turned off on the same clock cycle as when the requested command is being sent to the DRAM.

36.3.2.4 Compact Command Register (DDR_COMPACT_COMMAND)

Address: Base + 0x0014

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	DRAM_COMPACT_COMMAND[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-12. Compact Command Register (DDR_COMPACT_COMMAND)

Table 36-10. DDR_COMPACT_COMMAND field descriptions

Field	Description
DRAM_COMPACT_COMMAND[15:0]	The compact command register gives the option to sent commands to the DRAM using 16-bit writes. See Table 36-11 .

Table 36-11. DDR_COMPACT_COMMAND register options

COMPACT_COMMAND[15:14]	Description
00	Write DRAM attributes and wait (wait time = wait time till next command) Wait is executed after writing attributes. <ul style="list-style-type: none"> • CKE = COMPACT_COMMAND[13] • Self Ref En = COMPACT_COMMAND[12] • CLK ON = COMPACT_COMMAND[11] • CMD MODE = COMPACT_COMMAND[10] • If (COMPACT_COMMAND[7] == 1'b1) <ul style="list-style-type: none"> — Wait time = (COMPACT_COMMAND[6:0] x 512) DRAM clock periods OR — Wait time = (COMPACT_COMMAND[6:0] x 32) DRAM clock periods
01	DRAM command <ul style="list-style-type: none"> • DRAM_CS = COMPACT_COMMAND[12] • DRAM_RAS = COMPACT_COMMAND[11] • DRAM_CAS = COMPACT_COMMAND[10] • DRAM_WEB = COMPACT_COMMAND[9] • DRAM_BA[2:0] = COMPACT_COMMAND[8:6] • DRAM_ADDRESS[10] = COMPACT_COMMAND[5] • if(COMPACT_COMMAND[4] == 1'b1) turn off CKE DRAM attribute bit¹
1x	DRAM set mode registers <ul style="list-style-type: none"> • DRAM_CS = 0 • DRAM_RAS = 0 • DRAM_CAS = 0 • DRAM_WEB = 0 • DRAM_ADDRESS[13] = 0 • DRAM_BA[2] = 0 • DRAM_ADDRESS[12:0] = COMPACT_COMMAND[12:0] • DRAM_ADDRESS[14:13] = COMPACT_COMMAND[14:13]

NOTES:

¹ CKE is turned off the clock cycle when sending the requested command to the DRAM.

The COMPACT_COMMAND register's main purpose is to be written during enter/exit of self-refresh (the auto-sequencer).

The compact command register allows three types of actions to be executed:

- Write DRAM attributes and wait. Wait is executed after updating the DRAM attributes. It is possible to update the CKE bit, the self-refresh enable, the CLK configuration (on/off), and the CMD mode setting.

If, during the time the wait is executed, another command is written to the Compact Command register, this write is delayed until the wait is over.

During this time, the peripheral bus and all buses connected to it block and are not able to process any other read or write.

- Write a command to DRAM without controlling the address. In this mode, it is possible to send refresh, activate, and precharge commands to the DRAM.
- Write a DRAM mode register.

36.3.2.5 Enter/Exit Self-Refresh Registers

Address: Base + 0x0018 (SELF_REFRESH_CMD_0)	Base + 0x0028 (SELF_REFRESH_CMD_4)	
Base + 0x001C (SELF_REFRESH_CMD_1)	Base + 0x002C (SELF_REFRESH_CMD_5)	Access: User read/write
Base + 0x0020 (SELF_REFRESH_CMD_2)	Base + 0x0030 (SELF_REFRESH_CMD_6)	
Base + 0x0024 (SELF_REFRESH_CMD_3)	Base + 0x0034 (SELF_REFRESH_CMD_7)	

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SELF_REFRESH_CMD n [15:0]															
W	SELF_REFRESH_CMD n [15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-13. Self-Refresh Command n Register

The self-refresh command registers contain the commands sent to the DRAM when a self-refresh request is given. [Figure 36-14](#) gives the details.




Figure 36-14. Enter/exit Self-Refresh Command Protocol

When the DRAM controller sees a low-to-high transition on the incoming self-refresh REQ signal coming from the PMC controller, its reaction depends on the state of the internal self-refresh EN command bit.

- If the self-refresh EN bit is set, the DRAM controller writes self-refresh CMD[0:3] registers, starting with reg 0 and ending with reg 3, to the compact command register. After the last register has been written and its wait time has expired (if any), it pulls high the self-refresh ACK signal to the PMC to acknowledge entry to self-refresh mode.
- If the self-refresh EN bit is clear, the DRAM controller does not react to the request and keeps self-refresh ACK signal low.

When the DRAM controller sees a high-to-low transition on the incoming self-refresh REQ signal coming from the PMC controller, its reaction is similar and depends on the state of the internal self-refresh EN command bit again.

- If the self-refresh EN bit is set, the DRAM controller writes self-refresh CMD[4:7] registers, starting with register CMD4 and ending with register CMD7, to the compact command register. After the last register has been written and its wait time has expired (if any), it pulls low the self-refresh ACK signal to the PMC to acknowledge exit from self-refresh mode.

- If the self-refresh EN bit is clear, the DRAM controller does not react to the request and keeps self-refresh ACK signal high.

36.3.2.6 DQS Config Offset Count (DQS_CONFIG_OFFSET_COUNT) Register

Address: Base + 0x0038

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	DQS SLAVE 3 OFFSET COUNT[6:0]						0	DQS SLAVE 2 OFFSET COUNT[6:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	DQS SLAVE 1 OFFSET COUNT[6:0]						0	DQS SLAVE 0 OFFSET COUNT[6:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-15. DQS Config Offset Count (DQS_CONFIG_OFFSET_COUNT) Register

Table 36-12. DQS_CONFIG_OFFSET_COUNT field descriptions

Field	Description
DQS_SLAVE_[3:0]_OFFSET_COUNT	There is a separate field for each DQS input to the controller. These fields code for an offset counted in elemental gate delay increments applied to each DQS slave. The number is a two-complement number that can be positive and negative. This register can be used to compensate systematic delay shift in the DRAM controller due to processing. Leave this register all-zero, unless Freescale issues a report giving a different value.

36.3.2.7 DQS Config Offset Time (DQS_CONFIG_OFFSET_TIME) Register

Address: Base + 0x003C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	DQS SLAVE 3 OFFSET TIME[4:0]				0	0	0	DQS SLAVE 2 OFFSET TIME[4:0]					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	DQS SLAVE 1 OFFSET TIME[4:0]				0	0	0	DQS SLAVE 0 OFFSET TIME[4:0]					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-16. DQS Config Offset Time (DQS_CONFIG_OFFSET_TIME) Register

Table 36-13. DQS_CONFIG_OFFSET_TIME field descriptions

Field	Description
DQS_SLAVE_[3:0] OFFSET_TIME	<p>There is a separate field for each DQS input to the controller. These fields code for an offset counted in time units.</p> <p>This register can be used to advance or delay the read strobe. Negative values advance the read strobe, positive values retard the read strobe.</p> <p>Time delay coded = [field value (2-complement)] × TDRAM-clock/256.</p> <p>The applied offset range for a 200 MHz clock is approximately ± 290 ps.</p>

36.3.2.8 DQS Delay Status Register (DQS_DELAY_STATUS)

Address: Base + 0x0040

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	DQS MASTER COUNT 2[11:0]											
W																
Reset ¹	0	0	0	0	—	—	—	—	—	—	—	—	—	—	—	—
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	DQS MASTER COUNT 1[11:0]											
W																
Reset	0	0	0	0	—	—	—	—	—	—	—	—	—	—	—	—

Figure 36-17. DQS Delay Status Register (DQS_DELAY_STATUS)

NOTES:

¹ The reset value of the DQS Delay status register changes over time by internal DQS delay line counting.

Table 36-14. DQS_DELAY_STATUS field descriptions

Field	Description
DQS MASTER COUNT 2	Delay count output by the controller for the first DQS master to code for 1/4 System Bus Clock cycle delay.
DQS MASTER COUNT 1 ¹	Delay count output by the controller for the second DQS master to code for 1/4 System Bus Clock cycle delay.

NOTES:

¹ Reset value of these 2 fields are unspecified because after reset they change with the DQS delay line regulates to the quarter cycle delay.

36.3.2.9 DDR Auxiliary Configuration Register (DDR_AUX_CONFIG)

Address: Base + 0x0044

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	wdata inject	loopback	rdata compare	dqs timing	drive dqs	Inputs always on	dqs low		0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-18. DDR Auxiliary Configuration Register (DDR_AUX_CONFIG)

Table 36-15. DDR_AUX_CONFIG field descriptions

Field	Description
wdata inject	0 Normal operation. 1 Write data from incoming buses is replaced with data from self_test_data_out register.
loopback	0 Normal operation. 1 loopback mode. Reads are not done from D-RAM, but write data path is activated to insert data.
rdata compare	0 Normal operation. 1 Incoming read data is compared with self_test_data_expect register, and if one or more bits do not match, the corresponding bits in the read_data_error register are set.
dqs timing	00 Normal DQS timing. 01 DQS is 1/4 clock cycle early. 11 DQS is 1/2 clock cycle early. 1x Reserved.
drive dqs	0 Normal operation. 1 DQ, DM, DQS driven low-impedance 1/4 clock cycle early.
inputs always on	0 Normal operation. 1 DQ, DQS inputs always enabled.
dqs low	0 Normal operation. 1 Drive DQS low by default.

36.3.2.10 DDR Extra Attributes Register

Address: Base + 0x0060 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	CON FIG_ SDR	CON FIG_ CAS 3	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-19. DDR Extra Attributes Register

Table 36-16. DDR Extra Attributes field descriptions

Field	Description
CONFIG_SDR	0 DDR mode. 1 SDR mode.
CONFIG_CAS3	0 SDR timing with CAS latency 2. 1 SDR timing with CAS latency 3.




Figure 36-20. SDR read timing diagram

During SDR mode, DQS is driven by the device all the time. DQS is driven out by the controller synchronous with DRAM_CLK the specified CAS delay after the read command was issued. Read data is input relative to the DQS, exactly the same way as it happens in DDR mode. This means, the strobe point is 1/4 clock after the edges of the DQS.

It is possible to shift the sample point to right after the clock edges of DQS by writing 0x2020_2020 to the DQS Config Offset Time register.

36.4 Functional description

The DRAM controller is a multi-port DRAM controller. It listens to incoming requests on multiple buses and decides on each rising clock edge what command needs to be sent to the DRAM.

A block diagram is given in [Figure 36-1](#). The major blocks of the DRAM controller are described in the following sections.

36.4.1 Interfacing with the DRAM

36.4.1.1 Connecting the DRAM

- 16-bit DRAM systems need to be connected to all DQ, DM, DQS lines.
- Row/column address pins need to be connected starting with bit [0] and ending with the highest order DRAM bit. Leave MSB's unconnected if the DRAM has fewer address pins than the controller.
- DRAM bank address pins need to be connected starting with bit [0] and ending with the highest order bank address bit. Leave MSB unconnected if the DRAM has fewer bank address pins than the controller.

36.4.2 Programming DRAM Device Internal Configuration Register

- Set burst type to sequential.
- Burst length is always 8-byte. Means 4-beat bursts in a 16-bit system.
- Set CAS latency to lowest value DRAM can tolerate at intended speed, and then set write latency and read latency accordingly.
- Set posted CAS additive latency to 0.
- Controller never uses auto-precharge on read or write.
- Configure DQS operation for single-ended operation.
- RTT and output drive strength configuration depends on electrical characteristics.

36.4.3 DRAM command engine

This block decides what command to send to the DRAM controller next. Four different commands can be sent to the DRAM to service incoming requests from the three incoming buses. These commands are:

- Precharge
- Activate
- Read
- Write

On every rising clock edge, the DRAM command engine first determines using parallel logic what is highest priority pending precharge, activate, read and write command. Next, it decides which of these commands to send to the DRAM.

The arbiters that make the decisions about what command to send next to the DRAM are aware of the current state the DRAM is in. When arbitrating a command on the DRAM bus, the following information is processed:

- For each bank, if it is precharged or not
- For each incoming request, if it hits in an already active bank or not
- For each bank, if the DRAM currently can accept a precharge command to it
- For each bank, if the DRAM currently can accept an activate command to it
- For each bank, if the DRAM currently can accept a read command to it
- For each bank, if the DRAM currently can accept a write command to it

The logic keeping track of what is currently possible on each of the banks is not in the DRAM command engine. It is part of the timing manager, whose task is to signal to the DRAM command engine that commands are currently possible.

36.4.4 Write buffer

All incoming writes are sent first to the write buffer, part of the command engine. Writes are sent to the DRAM in background, whenever possible. The DRAM tries to postpone the writes until there are no further outstanding read requests. However, when the write buffer is full, or when there is a new request for an address already inside the write buffer, the DRAM controller writes the content of the write buffer to the DRAM.

36.4.5 Timing manager

The timing manager consists of a bank of counters. These counters keep track of all DRAM timing parameters and signals to the DRAM command engine when a precharge, activate, read or write command is possible. This information is supplied to the DRAM command engine for each bank separately.

All timing parameters are programmable in software.

36.4.6 DRAM read block and DRAM write block

Sending a read or write command to the DRAM is a two-step process. First, the command is sent, which is done by the command engine. After some clock cycles, the data must follow.

Manipulating the read data is done by the read block. For every read command sent to the DRAM, the command engine informs the read block. Upon receiving the read command, the read block delays this to account for DRAM pipelining. Then, it receives the correct amount of data from the DRAM DQ inputs and forwards this data to the correct bus.

Manipulating the write data is done by the write block. It works the same way as the read block. The command engine informs the write block of a pending write. Upon receiving the command, the write block

delays this to account for DRAM pipelining. Then, it receives the relevant data from the write buffer and transmits this to the DRAM.

36.4.7 Bus interface

The bus interface accepts a slave peripheral bus. The bus interface fulfills several functions:

- It contains all configuration registers
- It contains logic to send an error interrupt to the processor. The error interrupt is active when the FIFO overflow or FIFO underflow error condition and corresponding interrupt enable in register `DDR_SYS_CONFIG` is set. The register summary is given in [Table 36-1](#).

The FIFO overflow and underflow flags are tied to a FIFO that keeps track of the number of DQS strobes the DRAM is expected to produce. If a read command is sent to the DRAM, the DRAM is expected to answer after producing the read data on its DQ outputs, with some edges on its DQS output used by the controller to clock the read data. If the DRAM controller produces the read strobes at an incorrect time, or produces not enough or too many read strobes, the DRAM controller may detect some error conditions because they result in an overflow or underflow of the FIFO that keeps track of the number of outstanding DQS pulses. These bits do not detect timing configuration errors. Underflows and overflows signaled by the read FIFO point to following possible error sources:

- Incorrect configuration of the DRAM. Burst length set incorrectly
- Incorrect configuration of the DRAM controller.
 - Incorrect `RDLY`
 - Incorrect `HALF_DQS_DLY`
 - Incorrect `QUART_DQS_DLY`
 - Incorrect DRAM timing parameters or mis-match between various settings.
- Problems with the electrical connections between the DRAM controller and the DRAM
- It contains a bypass path to send commands to the DRAM. This is because the DRAM controller contains no logic to take care of DRAM initialization, programming the mode registers, or putting the DRAM into or out of the sleep and standby modes like self-refresh. Essentially, these functions are made available over the peripheral bus. To program the mode registers, the DRAM controller needs to be put in a bypass mode, where incoming requests are not serviced. In this bypass mode, commands are sent from the peripheral interface directly to the DRAM to program the mode registers or to put the DRAM into or out of sleep mode.
- During bypass mode, all reads and writes are blocked. Refresh keeps running, but can be separately disabled.

Chapter 37

Multi-Port DRAM Controller Priority Manager (PRIOMAN)

37.1 Introduction

The multi-port DRAM controller priority manager (PRIOMAN) is a submodule of the multi-port DDR DRAM controller (MDDRC). The multi-port DRAM controller services the highest priority request from three different buses using a 4-bit priority signal. This 4-bit priority is dynamically set by the DRAM controller priority manager based on register settings and the most recent activity on each bus. In general, the DRAM priority manager increases the priority of a channel if it has not been recently serviced and decreases the priority of channels that have been recently serviced.

A block diagram of the priority manager is given in [Figure 37-1](#). It accepts the request and ACK-signals for all three DRAM buses, and produces the priority signals for the three buses.




Figure 37-1. Priority Manager Block Diagram

The priority manager uses an ACK-based schema; the priority depends on how many times for the last N requests accepted by the DRAM controller the current owner of the bus won the request. A running average counter keeps track of how many acknowledgements out of the last N acknowledgements have been for a specific bus. This number is then put in a look-up table configurable by writing some config registers. The output of the look-up table is the priority for the next request on this bus.

This priority schema is versatile because programming the look-up table allows controlling relative priority to other channels and the average share of the bandwidth the current master gets. The priority schema introduces fairness because the look-up table can be programmed to reduce the priority of a bus that has won a large share of requests and increase the priority of a bus that lost a large share of requests.

37.1.1 Features

- Dynamic priority calculation based on ACKing history
 - Fully programmable using look-up table
 - Can be configured for high or low latency and high or low bandwidth
 - Separate control over average latency and average bandwidth



- Versatile so it can mimic the CSB arbitration schema
- Fairness guaranteed by reducing priority of channels that receive a lot of grants, and increasing priority of channels that are denied the bus often
- Repeat transfer built into the DRAM controller. Priority manager can set the maximum repeat count by controlling when lowest priority occurs.
- Bus 0 high priority request input to enable real time priority escalation.

37.2 Bus connections

The following masters are connected to three buses.

- Bus 0: PDI, FEC, DMA_0, DMA_1
- Bus 1: Power architecture e200 Core_0
- Bus 2: Power architecture e200 Core_1

37.3 Memory map and register description

37.3.1 Memory map

The PRIOMAN module is mapped as a submodule within the MDDRC module.

Table 37-1. PRIOMAN memory map

Offset from MDDRC_BASE (0xC3F9_8000)	Register	Access ¹	Reset Value ^{2, 3}	Section/Page
0x0000–0x007F	MDDRC registers—see Chapter 36, Multi-Port DDR DRAM Controller (MDDRC)			
0x0080	PRIOMAN_CONFIG1 register	R/W	0x0007_7777	on page 37-4
0x0084	PRIOMAN_CONFIG2 register	R/W	0x0000_00U1	on page 37-5
0x0088	HIPRIO_CONFIG register	R/W	0x0000_UUUU	on page 37-5
0x008C	LUT table 0 main upper register	R/W	0x1111_1222	on page 37-6
0x0090	LUT table 1 main upper register	R/W	0x1111_1222	on page 37-6
0x0094	LUT table 2 main upper register	R/W	0x1111_1222	on page 37-6
0x0098–0x009F	Reserved			
0x00A0	LUT table 0 main lower register	R/W	0x2334_567A	on page 37-7
0x00A4	LUT table 1 main lower register	R/W	0x2334_567A	on page 37-7
0x00A8	LUT table 2 main lower register	R/W	0x2334_567A	on page 37-7
0x00AC–0x00B3	Reserved			
0x00B4	LUT table 0 alternate upper register	R/W	0x0000_0000	on page 37-8
0x00B8	LUT table 1 alternate upper register	R/W	0x0000_0000	on page 37-8
0x00BC	LUT table 2 alternate upper register	R/W	0x0000_0000	on page 37-8

Table 37-1. PRIOMAN memory map (continued)

Offset from MDDRC_BASE (0xC3F9_8000)	Register	Access ¹	Reset Value ^{2, 3}	Section/Page
0x00C0–0x00C7	Reserved			
0x00C8	LUT table 0 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00CC	LUT table 1 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00D0	LUT table 2 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00D4–0x00DB	Reserved			
0x00DC	Performance monitor configuration register (PERMON_CONFIG)	R/W	0x0800_0000	on page 37-10
0x00E0	Event time counter register	R/W	0x0000_0000	on page 37-11
0x00E4	Event time preset register	R/W	0x0000_0000	on page 37-11
0x0110	Granted ack counter 0 register	R	0x0000_0000	on page 37-12
0x0114	Granted ack counter 1 register	R	0x0000_0000	on page 37-12
0x0118	Granted ack counter 2 register	R	0x0000_0000	on page 37-12
0x011C–0x0123	Reserved			
0x0124	Cumulative wait counter 0 register	R	0x0000_0000	on page 37-12
0x0128	Cumulative wait counter 1 register	R	0x0000_0000	on page 37-12
0x012C	Cumulative wait counter 2 register	R	0x0000_0000	on page 37-12
0x0130–0x0137	Reserved			
0x0138	Summed priority counter 0 register	R	0x0000_0000	on page 37-13
0x013C	Summed priority counter 1 register	R	0x0000_0000	on page 37-13
0x0140	Summed priority counter 2 register	R	0x0000_0000	on page 37-13
0x0144–0x03FF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.

37.3.2 Register descriptions

37.3.2.1 PRIOMAN_CONFIG1 Register

Address: Base + 0x0080

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	LUT SEL2[1:0]		LUT SEL1[1:0]		LUT SEL0[1:0]		0	0		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0			ACK_COUNT2[3:0]				ACK_COUNT1[3:0]				ACK_COUNT0[3:0]			
W																
Reset	0	0	0	0	0	1	1	1	0	1	1	1	0	1	1	1

Figure 37-2. PRIOMAN_CONFIG1 Register

Table 37-2. PRIOMAN_CONFIG1 field descriptions

Field	Description
LUT SEL n	<p>Lookup Table Select. Selects between primary and secondary Look-Up table configuration register.</p> <p>00 Select main look-up table configuration register.</p> <p>01 Select alternate look-up table configuration register.</p> <p>10 Select alternate look-Up table configuration register if congested flag is set. See Section 37.3.2.3, HIPRIO_CONFIG Register.</p> <p>11 Select alternate look-up table configuration register if bus 0 incoming BUS0_HIPRIORITY signal is high.</p>
ACK_COUNT n [3:0]	<p>Configuration fields. One for every channel. Determines how many requests the number of ACKs for the self-channel is counted.¹</p> <p>0000 1 ACK is counted.</p> <p>0001 2 ACKs are counted.</p> <p>0010 3 ACKs are counted.</p> <p>0011 4 ACKs are counted.</p> <p>0100 6 ACKs are counted.</p> <p>0101 8 ACKs are counted.</p> <p>0110 12 ACKs are counted.</p> <p>0111 16 ACKs are counted.</p> <p>1000 24 ACKs are counted.</p> <p>1001 32 ACKs are counted.</p> <p>1010 48 ACKs are counted.</p> <p>1011 63 ACKs are counted.</p>

NOTES:

¹ Look-up table input is the running average of the number of acks for the self channel counted over the grant total of the last N acks. ACK_COUNT[2:0] controls the parameter N.

37.3.2.2 PRIOMAN_CONFIG2 Register

Address: Base + 0x0084 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	CON GES TED	0	1	0	ACK SEL2	ACK SEL1	ACK SEL0
W																
Reset	0	0	0	0	0	0	0	0	0	—	0	1	0	0	0	1

Figure 37-3. PRIOMAN_CONFIG2 Register

Table 37-3. PRIOMAN_CONFIG2 field descriptions

Field	Description
CONGESTED	Read only 0 Congested flag is cleared. 1 Congested flag is set.
ACK SEL _n	One bit is provided for each priority manager channel. They determine what happens if the current channel is not requesting. 0 No special overrule. Regulates default priority to high value. 1 If current channel is not requesting, every ACK for other channel is treated like an ACK for the current channel. Regulates default priority to low value.

37.3.2.3 HIPRIO_CONFIG Register

The HIPRIO_CONFIG register controls the hiprio detection logic. The hiprio detection logic detects what percentage of the requests ACKed by the DRAM controller are ACKed with a priority larger than eight.

Address: Base + 0x0088 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SET_CONGEST_LEVEL[11:4]								CLEAR_CONGEST_LEVEL[11:4]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FILTER BANDWIDTH			AVERAGE_HIPRIORITY[12:0]												
W																
Reset	0	0	0	—	—	—	—	—	—	—	—	—	—	—	—	

Figure 37-4. HIPRIO_CONFIG Register

Table 37-4. HIPRIO_CONFIG field descriptions

Field	Description
SET_CONGEST_LEVEL[11:4]	If(average_hipriority[12:4] > set_congest_level[12:4]) → set the congested flag.
CLEAR_CONGEST_LEVEL[11:4]	If(average_hipriority[12:4] < clear_congest_level[12:4]) → clear the congested flag.
AVERAGE_HIPRIORITY[12:0]	Average number of high priority requests to DRAM, coded between values 0x1000 and 0x0000 0x1000: 100% high-priority requests. 0x0000: 0% high-priority requests.
FILTER BANDWIDTH[2:0]	This setting controls the averaging time of the filter used for average_hipriority[12:0] ¹ 000 Time constant W0 = 8 ACKS, K = 0.125 001 Time constant W0 = 16 ACKS, K = 0.0625 010 Time constant W0 = 32 ACKS, K = 0.0312 011 Time constant W0 = 64 ACKS, K = 0.0156 100 Time constant W0 = 128 ACKS, K = 0.0078 101 Time constant W0 = 256 ACKS, K = 0.0039 110 Time constant W0 = 512 ACKS, K = 0.0020 111 Time constant W0 = 1024 ACKS, K = 0.0010

NOTES:

¹ Refer to [Equation 37-1](#) and [Equation 37-2](#) for the relationship between filter bandwidth and filter behavior.

37.3.2.4 LUT0 – LUT2 Main Upper Registers

These registers contain the upper eight entries of the look-up tables for channels 0 to 2, main table. All registers contain identical fields.

Address: Base + 0x008C (LUT0 main upper)
Base + 0x0090 (LUT1 main upper)
Base + 0x0094 (LUT2 main upper)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PRIO15[3:0]				PRIO14[3:0]				PRIO13[3:0]				PRIO12[3:0]			
W	PRIO15[3:0]				PRIO14[3:0]				PRIO13[3:0]				PRIO12[3:0]			
Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PRIO11[3:0]				PRIO10[3:0]				PRIO9[3:0]				PRIO8[3:0]			
W	PRIO11[3:0]				PRIO10[3:0]				PRIO9[3:0]				PRIO8[3:0]			
Reset	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	0

Figure 37-5. LUT0 – LUT2 Main Upper Register

Table 37-5. LUT0 – LUT2 Main Upper field descriptions

Field	Description
PRIO15[3:0]	Priority setting if 15 or more ACKs for own channel counted
PRIO14[3:0]	Priority setting if 14 ACKs for own channel counted
PRIO13[3:0]	Priority setting if 13 ACKs for own channel counted

Table 37-5. LUT0 – LUT2 Main Upper field descriptions

Field	Description
PRI012[3:0]	Priority setting if 12 ACKs for own channel counted
PRI011[3:0]	Priority setting if 11 ACKs for own channel counted
PRI010[3:0]	Priority setting if 10 ACKs for own channel counted
PRI09[3:0]	Priority setting if 9 ACKs for own channel counted
PRI08[3:0]	Priority setting if 8 ACKs for own channel counted

37.3.2.5 LUT0 – LUT2 Main Lower Registers

These registers contain the lower eight entries of the look-up tables for channels 0 to 2, main table. All registers contain identical fields.

Address: Base + 0x00A0 (LUT0 main lower)
 Base + 0x00A4 (LUT1 main lower)
 Base + 0x00A8 (LUT2 main lower)

Access: User read/write




Figure 37-6. LUT0 – LUT2 Main Lower Register

Table 37-6. LUT0 – LUT2 Main Lower field descriptions

Field	Description
PRI07[3:0]	Priority setting if 7 ACKs for own channel counted
PRI06[3:0]	Priority setting if 6 ACKs for own channel counted
PRI05[3:0]	Priority setting if 5 ACKs for own channel counted
PRI04[3:0]	Priority setting if 4 ACKs for own channel counted
PRI03[3:0]	Priority setting if 3 ACKs for own channel counted
PRI02[3:0]	Priority setting if 2 ACKs for own channel counted
PRI01[3:0]	Priority setting if 1 ACK for own channel counted
PRI00[3:0]	Priority setting if 0 ACKs for own channel counted

37.3.2.6 LUT0 – LUT2 Alternate Upper Registers

These registers contain the upper eight entries of the look-up tables for channels 0 to 2, alternate table. All registers contain identical fields.




Figure 37-7. LUT0 – LUT2 Alternate Upper Register

Table 37-7. LUT0 – LUT2 Alternate Upper field descriptions

Field	Description
PRIO15[3:0]	Priority setting if 15 or more ACKs for own channel counted
PRIO14[3:0]	Priority setting if 14 ACKs for own channel counted
PRIO13[3:0]	Priority setting if 13 ACKs for own channel counted
PRIO12[3:0]	Priority setting if 12 ACKs for own channel counted
PRIO11[3:0]	Priority setting if 11 ACKs for own channel counted
PRIO10[3:0]	Priority setting if 10 ACKs for own channel counted
PRIO9[3:0]	Priority setting if 9 ACKs for own channel counted
PRIO8[3:0]	Priority setting if 8 ACKs for own channel counted

37.3.2.7 LUT0 – LUT2 Alternate Lower

These registers contain the lower eight entries of the look-up tables for channels 0 to 2, alternate table. All registers contain identical fields.

Address: Base + 0xC8 (LUT0 alternate lower)

Base + 0xCC (LUT1 alternate lower)

Base + 0xD0 (LUT2 alternate lower)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PRIO7[3:0]				PRIO6[3:0]				PRIO5[3:0]				PRIO4[3:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PRIO3[3:0]				PRIO2[3:0]				PRIO1[3:0]				PRIO0[3:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-8. LUT0 – LUT2 Alternate Lower Register

Table 37-8. LUT0 – LUT2 Alternate Lower field descriptions

Field	Description
PRIO7[3:0]	Priority setting if 7 ACKs for own channel counted
PRIO6[3:0]	Priority setting if 6 ACKs for own channel counted
PRIO5[3:0]	Priority setting if 5 ACKs for own channel counted
PRIO4[3:0]	Priority setting if 4 ACKs for own channel counted
PRIO3[3:0]	Priority setting if 3 ACKs for own channel counted
PRIO2[3:0]	Priority setting if 2 ACKs for own channel counted
PRIO1[3:0]	Priority setting if 1 ACK for own channel counted
PRIO0[3:0]	Priority setting if 0 ACKs for own channel counted

37.3.2.8 Performance Monitor Configuration Register (PERMON_CONFIG)

Address: Base + 0x00DC

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INT			DMA REQ				0	0	0	0	0	0	0	0	0
W		INT CLEAR	INT EN		DMAREQ STOP	EV ENT	EVENT COUNTRIG									
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	LUT SEL2		LUT SEL1		LUT SEL0	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-9. Performance Monitor Configuration Register (PERMON_CONFIG)

Table 37-9. PERMON_CONFIG field descriptions field descriptions

Field	Description
INT	Read-Only Sticky Bit. Interrupt pending register. Set when interrupt is made pending.
INTCLEAR	Write-Only. Writing a 1 to this bit clears the INT bit.
INTEN	Interrupt Enable. When this bit is 1 and the INT bit is 1, the processor gets an interrupt request.
DMAREQ	Read-Only. DMA request. Set when event counter time reaches 0. Cleared when first counter register is read.
DMAREQSTOP ¹	Read/Write. 0 DMA request functions as expected. 1 DMA request is cleared and cannot get set.
EVENTCOUNT FREERUN	Event Counter. 0 Event Counter Single-Shot. After reaching 0, the event time counter stays at 0 and is not reloaded. 1 Event Counter Free Run. After reaching zero, the event time counter is reloaded from event time preset and a new cycle starts.
EVENTCOUNT TRIGGER	Write-Only Bit. Writing to this bit causes all count registers to be transferred to the buffer registers, and subsequent be cleared. It causes the event counter to be reloaded from the event time preset register. No interrupt or DMA request is generated on writing this register, but both are generated when the event time counter register reaches 0.
LUT SEL _n	Selectors between primary and secondary look-up table configuration register. These selectors determine which LUT table is used for the summed priority counters. The priorities entered into these counters may depend on a different LUT table than the priorities sent to the DRAM controller. 00 Select main look-up table configuration register. 01 Select alternate look-up table configuration register. 10 Select alternate look-up table configuration register if congested flag is set ² . 11 Select alternate look-up table configuration register if bus 0 incoming. BUS0_HIPRIORITY flag is high.

NOTES:

- ¹ This bit should be set as long as the DMA channel is not configured to manage the request. After configuring the DMA, clear the bit, and data starts to be transferred on every time tick.
- ² Congested flag is explained in [Section 37.4.2, Congestion detector](#).

37.3.2.9 Event Time Counter Register

The Event Time Counter register contains the 24-bit EVENT_TIME_COUNTER bitfield. The counter decrements to 0. The interrupt and the DMA request are made pending when it reaches 0. On reaching 0, the counter reloads from the event count preset register if the EVENTCOUNTFREERUN bit is set in the PERMON_CONFIG register (see [Section 37.3.2.8, Performance Monitor Configuration Register \(PERMON_CONFIG\)](#)).

On reaching 0, all performance monitor count registers are loaded in the performance monitor buffer registers, and cleared.




Figure 37-10. Event Time Counter Register

37.3.2.10 Event Time Preset Register

The Event Time Preset register contains the 24-bit preset value to be loaded into the event time counter register in case this preloads.




Figure 37-11. Event Time Preset Register

37.3.2.11 Granted Ack Counter Registers

Address: Base + 0x110 (Granted ACK counter 0)

Base + 0x114 (Granted ACK counter 1)

Base + 0x118 (Granted ACK counter 2)

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	GRANTED ACK COUNTER 0 – 2[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GRANTED ACK COUNTER 0 – 2[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-12. Granted ACK Counter 0–2 Registers

37.3.2.12 Cumulative Wait Counter Registers

Address: Base + 0x124 (Cumulative wait counter 0)

Base + 0x128 (Cumulative wait counter 1)

Base + 0x12C (Cumulative wait counter 2)

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	CUMULATIVE WAIT COUNTER 0 – 2[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CUMULATIVE WAIT COUNTER 0 – 2[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-13. Cumulative Wait Counter 0–2 Registers

37.3.2.13 Summed Priority Counter Registers

Address: Base + 0x138 (Summed priority counter 0)

Base + 0x13C (Summed priority counter 1)

Base + 0x140 (Summed priority counter 2)

Access: User read-only




Figure 37-14. Summed Priority Counter 0–2 Registers

37.3.2.14 Counter register descriptions and values

The counter registers contain 11 different 24-bit counter values. All these counter values count certain events. Table 37-10 gives the details on the nature of the event. Counter values Summed Priority Counter 2, Summed Priority Counter 3 and Summed Priority Counter 4 are available in two sets of registers. They are available in registers with the same name, but they are also available in a set of three other registers (granted ack counter or cumulative wait counter registers). The multiple-mapping of the three upper Summed Priority Counter registers allows easy and compact DMA transfer to memory. Because of the multiple mapping, all 11 count values can be transferred to memory with a 64-byte DMA transfer starting at address 0x100. The multiple mapping allows the DMA to get all information with a 64-byte transfer, but some decompression is needed on decoding the data, while the CPU can read the 11 registers and mask out the upper 8 bits to get relevant information.

Table 37-10. Monitor counter descriptions

Field	Description
PERFORMANCE MONITOR 1–2 READ COUNTER	Every time the Processor performs a read access with an address that hits in the address window for counter 1 or 2, the respective counter is incremented. An address hits in the address window for performance monitor read counter 1 if the address is higher or equal than the performance monitor 1 address low, and lower than the performance monitor 1 address high. Similar for the second counter.
PERFORMANCE MONITOR 1–2 WRITE COUNTER	Every time the Processor performs a write access with an address that hits in the address window for counter 1 or 2, the respective counter is incremented. An address hits in the address window for performance monitor write counter 1 if the address is higher or equal than the performance monitor 1 address low, and lower than the performance monitor 1 address high. Similar for the second counter.
GRANTED ACK COUNTER 0–2	Every time the Multi-port DRAM controller grants a request for channel 0–2, the respective counter is incremented.

Table 37-10. Monitor counter descriptions (continued)

Field	Description
CUMULATIVE WAIT COUNTER 0–2	Every time a request is pending to the multi-port DRAM controller for channel 0–2 and it is not granted in the current cycle, the respective counter is incremented.
SUMMED PRIORITY COUNTER 0–2	Every time a request is granted by the multi-port DRAM controller for channel 0– 2, a priority code is added to the respective counter. See text for details.




Figure 37-15. Monitor counters

All counters in [Table 37-10](#) are double-buffered and [Figure 37-15](#) gives details. There are always two registers associated with every counter. The first register is the counter. It counts the events mentioned in the table. When the trigger condition occurs, the time event counter reaches zero, and the counter register is transferred to the buffer register, the counter register is then cleared. When accessing the register, the buffer register value is always returned.

The priority code added may or may not be the same as the priority code the request used on the DRAM controller. The codes are equal if the LUT SEL field for the channel is the same in the `PRIOMAN_CONFIG` and `PERMON_CONFIG` registers. If the LUT SEL fields differ, the field in `PRIOMAN_CONFIG` is used to calculate the channel priority code on the DRAM, and the field in `PERMON_CONFIG` is used to calculate the priority code added to this register.

The possibility to use unequal LUT SEL fields makes it possible to use the main look-up tables for DRAM priority programming and the alternate look-up tables for performance monitoring. Making the look-up tables independent increases the possibility of what can be monitored.

37.4 Functional description

The priority manager calculates the outgoing priority for the channels of multi-port DRAM controller. The priority of any channel at a given time is a function of the request granting history of the DRAM controller. A granted request is called an ACK, so this schema is called an ACK-based schema, because the priority is determined by the history of which channels have been ACK-ed in the past and when.

The priority manager calculates the priorities in a dynamic way. This means, a priority is never constant, but changes over time, even when the request is not serviced. As a request ages while it is not being serviced, its priority escalates to a higher level, and as the level increases, it is eventually serviced.

The DRAM controller has a built-in preference to offer repeat for any incoming read request. The repeat goes on as long as the requesting channel keeps requesting, and its priority is greater than 0. When the outgoing priority for any channel is 0, the DRAM controller no longer services or repeats the request. This feature allows the priority manager to control the maximum repeat count for any incoming channel.

37.4.1 Description of operation — overview

Priority calculation for all channels is independent. There is no direct cross-dependency of the priority of one channel on the priority of another channel. The algorithm looks at the last N arbitration cycles on the bus. N is a programmable number, set by the `ACK_COUNT n` bitfields in the `PRIOMAN_CONFIG1` register, described in [Figure 37-2](#). For the last N arbitration cycles, the number of times the own channel won the bus, is summed up, and saturated to a maximum of 15. This number of 0 to 15 is input into the applicable look-up table. LUT table 0 is for channel 0, LUT table 1 is for channel 1, and so on. The value for the particular number is the priority code going to the multi-port DRAM controller. If N is set to 16 and the own channel was granted the bus four times in the last 16 bus grant, the index into the look-up table is four. The field `prio4[3:0]` of the relevant look-up table is the priority going to the multi-port DRAM controller.

Each channel has two look-up tables, the main and the alternate. The algorithm may switch between both, depending on some settings. The default look-up table is the main. However, the alternate is used if:

- The particular channel has been configured to look at the bus0 incoming `BUS0_HIPRIORITY` flag.
- The particular channel has been configured to look at the congestion monitor, and this block indicates the multi-port DRAM is congested.

[Figure 37-16](#) contains a block diagram of the priority channel.

Figure 37-16. Priority channel block diagram

The shift register shifts in information of the recent ACKs. This 63-stage shift register contains information on the last 63 bus cycles of the DRAM controller.

The shift register is shifted any time a read or write request has been granted to the DRAM (An ACK to the requesting bus) or when there is an `IDLE_PULSE`. An idle pulse is generated every time the DRAM is idle for four consecutive clock cycles. Idle means none of the incoming buses is making a request.

The shift data in is the corrected ACK for the self channel. If the shift register shifts because the current cycle is granted to the self channel, a 1 is shifted in, if not a 0 is shifted in. It always occurs like this when the own channel is requesting access. However, if the own channel is not requesting access, depending on control bit `ACK_SEL`, a 1 or a 0 is shifted in. If `ACK_SEL` is 1, a 1 is shifted in all the time when the self channel is not requesting and there is an ACK on any other channel or an idle pulse. If `ACK_SEL` is 0, zeros are shifted in.

The correction for the non-requesting channel allows steering the default priority, the priority that the channel gets when it has not been requesting for some time. If `ACK_SEL` is set 1, the default priority is

low. This setting is appropriate for peripherals with (large) FIFOs. When they are not requesting, the FIFO is quite full. When they do get on the bus, they can start with low priority and escalate to higher after some time.

Setting `ACK_SEL` to 0 is appropriate for peripherals that desire high priority. In this case, the Power Architecture processor should receive high priority. When it is not on the bus, it is because it finds the instruction or data that it needs in the processor caches, so it does not request. When the cache misses, the request comes on the bus, and needs to be serviced fast. Therefore, `ACK_SEL` is set to 0, the default priority is high and servicing fast. If the Power Architecture Processor gets on the bus a lot (due to a lot of cache swapping), the priority manager detects this and degrades its priorities over time. The other masters continue to receive their fair share of bus bandwidth.

The output of the shift register is ANDED in to look at only the last N ACKs. Combinatorial logic decodes the ANDing code from register field `ACK_COUNT`. The number of ones after the ANDing is added up in `ADDER 4` and saturated. The result out of `ADDER 4` is a number from 0 to 15. This number is input in the look-up table. Table look-up content is taken for channel 1 from register LUT table 1 main[63:0] or LUT table 1 alternate[63:0]. Because of the 64-bit nature of the registers, four 32-bit registers are involved. The description is given in [Figure 37-5](#), [Figure 37-6](#), [Figure 37-7](#), and [Figure 37-8](#).

The MUX selects whether to use the main or the alternate register. The MUX condition has two possible sources again, selected by `MUX 7`, by means of control bit `LUT SEL` described in register `PRIOMAN_CONFIG`, with details in [Figure 37-2](#).

If `LUT SEL` is 1, the alternate table is selected when the multi-port controller is congested. If `LUT SEL` is 0, the alternate table is selected when bus0 incoming `BUS0_HIPRIORITY` is high.

Pipeline register is present purely for implementation reasons. It has no algorithmic function.

37.4.2 Congestion detector

The congestion detectors purpose is to detect when the multi-port DRAM controller is congested. Congestion is assumed if the share of the requests with priorities equal or greater than eight is more than a certain percentage. If congestion occurs, the priority manager may react by exchanging the look-up tables with the alternate look-up tables. This reduces the average priority of the incoming requests. The reduced priorities mean that on average, every incoming channel gets a lower priority and the DRAM controller tries harder to optimize on bandwidth and less to optimize to service the high-priority requests first. The switch-over is driven by the congestion state. If many requests come in on high priority, they all need to be serviced first, the congested flag goes high, and the controller reacts to this by reducing the request priorities (by switching in the alternate tables). Therefore, it can concentrate on the ones that are important and have room again for optimized bandwidth.




Figure 37-17. Congestion detector—simplified block diagram

A block diagram of the congestion detector is given in [Figure 37-17](#). The congestion detector consists of an averaging block, followed by a comparator with hysteresis. The averaging block calculates the weighted average of the percentage of high-priority requests, like given below.

$$\text{average priority} = \sum \text{weight}(k) \cdot \text{val}(k) \quad \text{Eqn. 37-1}$$

The weighted average uses an exponential weighting when looking at the past granted requests. Requests granted in a more distant past have a lower weighting coefficient. The weighting coefficient uses an exponential back-off, following the formulae.

$$\text{weight}(k) = \frac{1}{W_0} \cdot \exp\left(-\frac{k}{W_0}\right) \quad \text{Eqn. 37-2}$$

In this formula, $\text{weight}(k)$ is the weighting coefficient used for the request granted k acknowledges ago, meaning k other requests have been granted after this one. The coefficient W_0 is programmable, dependent on the control field filter bandwidth in register `HIPRIO_CONFIG`, detailed in [Figure 37-4](#).

The value input in the weighting block, $\text{val}(k)$, depends on the priority of the request granted. It is 0 if the priority was 7 or lower; it is 0x1000 if the priority was 8 or higher.

The result of the weighted average is a number between 0 and 0x1000 input in the comparator with hysteresis. This result, `AVERAGE_HIPRIORITY`, can be monitored in register `HIPRIO_CONFIG` ([Figure 37-4](#)).

The weighted averaging block is followed by a comparator with hysteresis, with a programmable low threshold.

- If `AVERAGE_HIPRIORITY` is greater than `SET_CONGEST_LEVEL`, the congested flag is set.
- If `AVERAGE_HIPRIORITY` is lower than `CLEAR_CONGEST_LEVEL`, the congested flag is cleared.

Chapter 38

Memory Protection Unit (MPU)

38.1 Introduction

The Memory Protection Unit (MPU) provides hardware access control for all memory references generated in a device. Using pre-programmed region descriptors that define memory spaces and their associated access rights, the MPU concurrently monitors all system bus transactions and evaluates the appropriateness of each transfer. Memory references that have sufficient access control rights are allowed to complete, while references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

The MPU implements a set of program-visible region descriptors that monitor all system bus addresses. The result is a hardware structure with a two-dimensional connection matrix, where the region descriptors represent one dimension and the individual system bus addresses and attributes are the second dimension.

38.2 Block diagram

A simplified block diagram of the MPU module is shown in [Figure 38-1](#). The hardware's two-dimensional connection matrix is clearly visible with the basic access evaluation "macro" shown as the replicated submodule block. The XBAR bus slave ports (s{0,1,2,3}_h*) are shown on the left side of the diagram, the region descriptor registers in the middle and the IPS bus interface (ips_*) on the right side. The evaluation macro contains the two magnitude comparators connected to the start and end address registers from each region descriptor (rgdn) as well as the combinational logic blocks to determine the region hit and the access protection error. For information on the details of the access evaluation macro, see [Section 38.7.1, Access evaluation macro](#).

Bus slave ports
Address phase signals




Figure 38-1. MPU block diagram

38.3 Features

The MPU implements a two-dimensional hardware array of memory region descriptors and the XBAR slave ports to continuously monitor the legality of every memory reference generated by each bus master in the system. The feature set includes:

- Support for 16 memory region descriptors (128 bits per descriptor)
 - Specification of start and end addresses provide granularity for region sizes from 32 bytes to 4 GB
 - 4 bus masters that support the traditional {read, write, execute} permissions with independent definitions for supervisor and user mode accesses. The non-core masters are not used on this device.
 - Automatic hardware maintenance of the region descriptor valid bit removes issues associated with maintaining a coherent image of the descriptor
 - Alternate memory view of the access control word for each descriptor provides an efficient mechanism to dynamically alter only the access rights of a descriptor
 - For overlapping region descriptors, priority is given to permission granting over access denying as this approach provides more flexibility to system software. See [Section 38.7.2, Functional integration details](#), for details and [Section 38.9, Application information](#), for an example.
- Support for 3 XBAR slave port connections
 - MPU hardware continuously monitors every XBAR slave port access using the pre-programmed memory region descriptors
 - An access protection error is detected if a memory reference does not hit in any memory region or the reference is flagged as illegal in *all* memory regions where it does hit. In the event of an access error, the XBAR reference is terminated with an error response and the MPU inhibits the bus cycle being sent to the targeted slave device.
 - 64-bit error registers, one for each XBAR slave port, capture the last faulting address, attributes and “detail” information
- Global MPU enable/disable control bit provides a mechanism to easily load region descriptors during system startup or allow complete access rights during debug with the module disabled

On this device, the two instantiations of the MPU are referred to as MPU_0 (attached to the slave side of XBAR_0) and MPU_1 (attached to the slave side of XBAR_1). Both instantiations are identical and do not differ in Lock Step Mode (LSM) or Decoupled Parallel Mode (DPM). However, memory addressing differs between these two modes. See [Table 38-2](#).

The MPU port allocation is shown in [Table 38-1](#).

Table 38-1. MPU port allocation

XBAR slave port	MPU_0	MPU_1
Flash memory	Port 0	Port 0
SRAM	Port 1	Port 1
Peripheral bridge	Port 2	Port 2

38.4 Modes of operation

The MPU module does not support any special modes of operation. As a memory-mapped device located on the platform's high-speed system bus, it responds based strictly on the memory addresses of the connected system buses. The IPS bus is used to access the MPU's programming model and the memory protection functions are evaluated on a reference-by-reference basis using the addresses from the XBAR system bus port(s).

Power dissipation is minimized when the MPU's global enable/disable bit is cleared (MPU_CESR[VLD] = 0).

38.5 External signal description

The MPU module does not include any external interface.

38.6 Memory map and register definition

The MPU module provides an IPS programming model mapped to an SPP-standard on-platform 16 KB space. The programming model is partitioned into three groups:

- Control/status registers
- The data structure containing the region descriptors
- The alternate view of the region descriptor access control values

The programming model can only be referenced using 32-bit (word) accesses. Attempted references using different access sizes, to undefined (reserved) addresses, or with a non-supported access type (for example, a write to a read-only register or a read of a write-only register) generate an IPS error termination.

The MPU programming model map is shown in [Table 38-3](#).

Table 38-2. MPU module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	MPU_0	0xFFF1_0000
	MPU_1	
Decoupled Parallel Mode (DPM)	MPU_0	0xFFF1_0000 (same as LSM)
	MPU_1	0x8FF1_0000

Table 38-3. MPU memory map

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	MPU Control/Error Status Register (MPU_CESR)	R/W	0x0080_3200	on page 38-10
0x0004–0x000F	Reserved			
0x0010	MPU Error Address Register, Slave Port 0 (MPU_EAR0)	R	0x0000_0000	on page 38-11

Table 38-3. MPU memory map (continued)

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x0014	MPU Error Detail Register, Slave Port 0 (MPU_EDR0)	R	0x0000_0000	on page 38-11
0x0018	MPU Error Address Register, Slave Port 1 (MPU_EAR1)	R	0x0000_0000	on page 38-11
0x001C	MPU Error Detail Register, Slave Port 1 (MPU_EDR1)	R	0x0000_0000	on page 38-11
0x0020	MPU Error Address Register, Slave Port 2 (MPU_EAR2)	R	0x0000_0000	on page 38-11
0x0024	MPU Error Detail Register, Slave Port 2 (MPU_EDR2)	R	0x0000_0000	on page 38-11
0x0028–0x03FF	Reserved			
0x0400	MPU Region Descriptor 0 (MPU_RGD0) (128-bit area)			on page 38-13
0x0400	MPU Region Descriptor 0, Word 0 (MPU_RGD0.Word0)	R/W	0x0000_0000	on page 38-13
0x0404	MPU Region Descriptor 0, Word 1 (MPU_RGD0.Word1)	R/W	0xFFFF_FFFF	on page 38-14
0x0408	MPU Region Descriptor 0, Word 2 (MPU_RGD0.Word2)	R/W	0x0061_8600	on page 38-14
0x040C	MPU Region Descriptor 0, Word 3 (MPU_RGD0.Word3)	R/W	0x0000_0000	on page 38-17
0x0410	MPU Region Descriptor 1 (MPU_RGD1) (128-bit area)			on page 38-13
0x0410	MPU Region Descriptor 1, Word 0 (MPU_RGD1.Word0)	R/W	0x0000_0000	on page 38-13
0x0414	MPU Region Descriptor 1, Word 1 (MPU_RGD1.Word1)	R/W	0x0000_001F	on page 38-14
0x0418	MPU Region Descriptor 1, Word 2 (MPU_RGD1.Word2)	R/W	0x0000_0000	on page 38-14
0x041C	MPU Region Descriptor 1, Word 3 (MPU_RGD1.Word3)	R/W	0x0000_0000	on page 38-17
0x0420	MPU Region Descriptor 2 (MPU_RGD2) (128-bit area)			on page 38-13
0x0420	MPU Region Descriptor 2, Word 0 (MPU_RGD2.Word0)	R/W	0x0000_0000	on page 38-13
0x0424	MPU Region Descriptor 2, Word 1 (MPU_RGD2.Word1)	R/W	0x0000_001F	on page 38-14
0x0428	MPU Region Descriptor 2, Word 2 (MPU_RGD2.Word2)	R/W	0x0000_0000	on page 38-14
0x042C	MPU Region Descriptor 2, Word 3 (MPU_RGD2.Word3)	R/W	0x0000_0000	on page 38-17
0x0430	MPU Region Descriptor 3 (MPU_RGD3) (128-bit area)			on page 38-13

Table 38-3. MPU memory map (continued)

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x0430	MPU Region Descriptor 3, Word 0 (MPU_RGD3.Word0)	R/W	0x0000_0000	on page 38-13
0x0434	MPU Region Descriptor 3, Word 1 (MPU_RGD3.Word1)	R/W	0x0000_001F	on page 38-14
0x0438	MPU Region Descriptor 3, Word 2 (MPU_RGD3.Word2)	R/W	0x0000_0000	on page 38-14
0x043C	MPU Region Descriptor 3, Word 3 (MPU_RGD3.Word3)	R/W	0x0000_0000	on page 38-17
0x0440	MPU Region Descriptor 4 (MPU_RGD4) (128-bit area)			on page 38-13
0x0440	MPU Region Descriptor 4, Word 0 (MPU_RGD4.Word0)	R/W	0x0000_0000	on page 38-13
0x0444	MPU Region Descriptor 4, Word 1 (MPU_RGD4.Word1)	R/W	0x0000_001F	on page 38-14
0x0448	MPU Region Descriptor 4, Word 2 (MPU_RGD4.Word2)	R/W	0x0000_0000	on page 38-14
0x044C	MPU Region Descriptor 4, Word 3 (MPU_RGD4.Word3)	R/W	0x0000_0000	on page 38-17
0x0450	MPU Region Descriptor 5 (MPU_RGD5) (128-bit area)			on page 38-13
0x0450	MPU Region Descriptor 5, Word 0 (MPU_RGD5.Word0)	R/W	0x0000_0000	on page 38-13
0x0454	MPU Region Descriptor 5, Word 1 (MPU_RGD5.Word1)	R/W	0x0000_001F	on page 38-14
0x0458	MPU Region Descriptor 5, Word 2 (MPU_RGD5.Word2)	R/W	0x0000_0000	on page 38-14
0x045C	MPU Region Descriptor 5, Word 3 (MPU_RGD5.Word3)	R/W	0x0000_0000	on page 38-17
0x0460	MPU Region Descriptor 6 (MPU_RGD6) (128-bit area)			on page 38-13
0x0460	MPU Region Descriptor 6, Word 0 (MPU_RGD6.Word0)	R/W	0x0000_0000	on page 38-13
0x0464	MPU Region Descriptor 6, Word 1 (MPU_RGD6.Word1)	R/W	0x0000_001F	on page 38-14
0x0468	MPU Region Descriptor 6, Word 2 (MPU_RGD6.Word2)	R/W	0x0000_0000	on page 38-14
0x046C	MPU Region Descriptor 6, Word 3 (MPU_RGD6.Word3)	R/W	0x0000_0000	on page 38-17
0x0470	MPU Region Descriptor 7 (MPU_RGD7) (128-bit area)			on page 38-13
0x0470	MPU Region Descriptor 7, Word 0 (MPU_RGD7.Word0)	R/W	0x0000_0000	on page 38-13

Table 38-3. MPU memory map (continued)

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x0474	MPU Region Descriptor 7, Word 1 (MPU_RGD7.Word1)	R/W	0x0000_001F	on page 38-14
0x0478	MPU Region Descriptor 7, Word 2 (MPU_RGD7.Word2)	R/W	0x0000_0000	on page 38-14
0x047C	MPU Region Descriptor 7, Word 3 (MPU_RGD7.Word3)	R/W	0x0000_0000	on page 38-17
0x0480	MPU Region Descriptor 8 (MPU_RGD8) (128-bit area)			on page 38-13
0x0480	MPU Region Descriptor 8, Word 0 (MPU_RGD8.Word0)	R/W	0x0000_0000	on page 38-13
0x0484	MPU Region Descriptor 8, Word 1 (MPU_RGD8.Word1)	R/W	0x0000_001F	on page 38-14
0x0488	MPU Region Descriptor 8, Word 2 (MPU_RGD8.Word2)	R/W	0x0000_0000	on page 38-14
0x048C	MPU Region Descriptor 8, Word 3 (MPU_RGD8.Word3)	R/W	0x0000_0000	on page 38-17
0x0490	MPU Region Descriptor 9 (MPU_RGD9) (128-bit area)			on page 38-13
0x0490	MPU Region Descriptor 9, Word 0 (MPU_RGD9.Word0)	R/W	0x0000_0000	on page 38-13
0x0494	MPU Region Descriptor 9, Word 1 (MPU_RGD9.Word1)	R/W	0x0000_001F	on page 38-14
0x0498	MPU Region Descriptor 9, Word 2 (MPU_RGD9.Word2)	R/W	0x0000_0000	on page 38-14
C0x049	MPU Region Descriptor 9, Word 3 (MPU_RGD9.Word3)	R/W	0x0000_0000	on page 38-17
0x04A0	MPU Region Descriptor 10 (MPU_RGD10) (128-bit area)			on page 38-13
0x04A0	MPU Region Descriptor 10, Word 0 (MPU_RGD10.Word0)	R/W	0x0000_0000	on page 38-13
0x04A4	MPU Region Descriptor 10, Word 1 (MPU_RGD10.Word1)	R/W	0x0000_001F	on page 38-14
0x04A8	MPU Region Descriptor 10, Word 2 (MPU_RGD10.Word2)	R/W	0x0000_0000	on page 38-14
0x04AC	MPU Region Descriptor 10, Word 3 (MPU_RGD10.Word3)	R/W	0x0000_0000	on page 38-17
0x04B0	MPU Region Descriptor 11 (MPU_RGD11) (128-bit area)			on page 38-13
0x04B0	MPU Region Descriptor 11, Word 0 (MPU_RGD11.Word0)	R/W	0x0000_0000	on page 38-13
0x04B4	MPU Region Descriptor 11, Word 1 (MPU_RGD11.Word1)	R/W	0x0000_001F	on page 38-14

Table 38-3. MPU memory map (continued)

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x04B8	MPU Region Descriptor 11, Word 2 (MPU_RGD11.Word2)	R/W	0x0000_0000	on page 38-14
0x04BC	MPU Region Descriptor 11, Word 3 (MPU_RGD11.Word3)	R/W	0x0000_0000	on page 38-17
0x04C0	MPU Region Descriptor 12 (MPU_RGD12) (128-bit area)			on page 38-13
0x04C0	MPU Region Descriptor 12, Word 0 (MPU_RGD12.Word0)	R/W	0x0000_0000	on page 38-13
0x04C4	MPU Region Descriptor 12, Word 1 (MPU_RGD12.Word1)	R/W	0x0000_001F	on page 38-14
0x04C8	MPU Region Descriptor 12, Word 2 (MPU_RGD12.Word2)	R/W	0x0000_0000	on page 38-14
0x04CC	MPU Region Descriptor 12, Word 3 (MPU_RGD12.Word3)	R/W	0x0000_0000	on page 38-17
0x04D0	MPU Region Descriptor 13 (MPU_RGD13) (128-bit area)			on page 38-13
0x04D0	MPU Region Descriptor 13, Word 0 (MPU_RGD13.Word0)	R/W	0x0000_0000	on page 38-13
0x04D4	MPU Region Descriptor 13, Word 1 (MPU_RGD13.Word1)	R/W	0x0000_001F	on page 38-14
0x04D8	MPU Region Descriptor 13, Word 2 (MPU_RGD13.Word2)	R/W	0x0000_0000	on page 38-14
0x04DC	MPU Region Descriptor 13, Word 3 (MPU_RGD13.Word3)	R/W	0x0000_0000	on page 38-17
0x04E0	MPU Region Descriptor 14 (MPU_RGD14) (128-bit area)			on page 38-13
0x04E0	MPU Region Descriptor 14, Word 0 (MPU_RGD14.Word0)	R/W	0x0000_0000	on page 38-13
0x04E4	MPU Region Descriptor 14, Word 1 (MPU_RGD14.Word1)	R/W	0x0000_001F	on page 38-14
0x04E8	MPU Region Descriptor 14, Word 2 (MPU_RGD14.Word2)	R/W	0x0000_0000	on page 38-14
0x04EC	MPU Region Descriptor 14, Word 3 (MPU_RGD14.Word3)	R/W	0x0000_0000	on page 38-17
0x04F0	MPU Region Descriptor 15 (MPU_RGD15) (128-bit area)			on page 38-13
0x04F0	MPU Region Descriptor 15, Word 0 (MPU_RGD15.Word0)	R/W	0x0000_0000	on page 38-13
0x04F4	MPU Region Descriptor 15, Word 1 (MPU_RGD15.Word1)	R/W	0x0000_001F	on page 38-14
0x04F8	MPU Region Descriptor 15, Word 2 (MPU_RGD15.Word2)	R/W	0x0000_0000	on page 38-14

Table 38-3. MPU memory map (continued)

Offset from MPU_BASE	Register	Access ¹	Reset Value ²	Location
0x04FC	MPU Region Descriptor 15, Word 3 (MPU_RGDAAC15.Word3)	R/W	0x0000_0000	on page 38-17
0x0500–0x07FF	Reserved			
0x0800	MPU RGD Alternate Access Control 0 (MPU_RGDAAC0)	R/W	0x0061_8600	on page 38-18
0x0804	MPU RGD Alternate Access Control 1 (MPU_RGDAAC1)	R/W	0x0000_0000	on page 38-18
0x0808	MPU RGD Alternate Access Control 2 (MPU_RGDAAC2)	R/W	0x0000_0000	on page 38-18
0x080C	MPU RGD Alternate Access Control 3 (MPU_RGDAAC3)	R/W	0x0000_0000	on page 38-18
0x0810	MPU RGD Alternate Access Control 4 (MPU_RGDAAC4)	R/W	0x0000_0000	on page 38-18
0x0814	MPU RGD Alternate Access Control 5 (MPU_RGDAAC5)	R/W	0x0000_0000	on page 38-18
0x0818	MPU RGD Alternate Access Control 6 (MPU_RGDAAC6)	R/W	0x0000_0000	on page 38-18
0x081C	MPU RGD Alternate Access Control 7 (MPU_RGDAAC7)	R/W	0x0000_0000	on page 38-18
0x0820	MPU RGD Alternate Access Control 8 (MPU_RGDAAC8)	R/W	0x0000_0000	on page 38-18
0x0824	MPU RGD Alternate Access Control 9 (MPU_RGDAAC9)	R/W	0x0000_0000	on page 38-18
0x0828	MPU RGD Alternate Access Control 10 (MPU_RGDAAC10)	R/W	0x0000_0000	on page 38-18
0x082C	MPU RGD Alternate Access Control 11 (MPU_RGDAAC11)	R/W	0x0000_0000	on page 38-18
0x0830	MPU RGD Alternate Access Control 12 (MPU_RGDAAC12)	R/W	0x0000_0000	on page 38-18
0x0834	MPU RGD Alternate Access Control 13 (MPU_RGDAAC13)	R/W	0x0000_0000	on page 38-18
0x0838	MPU RGD Alternate Access Control 14 (MPU_RGDAAC14)	R/W	0x0000_0000	on page 38-18
0x083C	MPU RGD Alternate Access Control 15 (MPU_RGDAAC15)	R/W	0x0000_0000	on page 38-18
0x0840–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

38.6.1 MPU Control/Error Status Register (MPU_CESR)

The MPU_CESR provides one byte of error status plus three bytes of configuration information. A global MPU enable/disable bit is also included in this register.




Figure 38-2. MPU Control/Error Status Register (MPU_CESR)

Table 38-4. MPU_CESR field descriptions

Field	Description
SPERR	<p>Slave Port n Error, where the slave port number matches the bit number.</p> <p>Each bit in this field represents a flag maintained by the MPU for signaling the presence of a captured error contained in the MPU_EAR_n and MPU_EDR_n registers. The individual bit is set when the hardware detects an error and records the faulting address and attributes. It is cleared when the corresponding bit is written as a logical one. If another error is captured at the exact same cycle as a write of a logical one, this flag remains set. A “find first one” instruction (or equivalent) can be used to detect the presence of a captured error.</p> <p>0 The corresponding MPU_EAR_n/MPU_EDR_n registers do not contain a captured error. 1 The corresponding MPU_EAR_n/MPU_EDR_n registers do contain a captured error.</p> <p>The bits are mapped as follows: Bit 0 Error on Slave Port 0 (flash memory). Bit 1 Error on Slave Port 1 (SRAM). Bit 2 Error on Slave Port 2 (PBRIDGE) Bits 3–7 are not implemented.</p> <p>Note: Port assignments are mode-specific for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). See Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR).</p>
HRL	Hardware Revision Level. This 4-bit read-only field specifies the MPU's hardware and definition revision level. It can be read by software to determine the functional definition of the module.
NSP	Number of Slave Ports. This 4-bit read-only field specifies the number of slave ports connected to the MPU.
NRGD	Number of Region Descriptors. This 4-bit read-only field specifies the number of region descriptors implemented in the MPU. The defined encodings include: 00 8 region descriptors. 01 12 region descriptors. 10 16 region descriptors. 11 Reserved
VLD	Valid. This bit provides a global enable/disable for the MPU. When the MPU is disabled, all accesses from all bus masters are allowed. 0 The MPU is disabled. 1 The MPU is enabled.

38.6.2 MPU Error Address Register, Slave Port n (MPU_EAR n)

When the MPU detects an access error on slave port n , the 32-bit reference address is captured in this read-only register and the corresponding bit in the MPU_CESR[SPERR] field set. Additional information about the faulting access is captured in the corresponding MPU_EDR n register at the same time. This register and the corresponding MPU_EDR n register contain the most recent access error; there are no hardware interlocks with the MPU_CESR[SPERR] field as the error registers are always loaded upon the occurrence of each protection violation.




Figure 38-3. MPU Error Address Register, Slave Port n (MPU_EAR n)

Table 38-5. MPU_EAR n field descriptions

Field	Description
EADDR	Error Address. This read-only field is the reference address from slave port n that generated the access error.

38.6.3 MPU Error Detail Register, Slave Port n (MPU_EDR n)

When the MPU detects an access error on slave port n , 32 bits of error detail are captured in this read-only register and the corresponding bit in the MPU_CESR[SPERR] field set. Information on the faulting address is captured in the corresponding MPU_EAR n register at the same time. Note this register and the corresponding MPU_EAR n register contain the most recent access error; there are no hardware interlocks with the MPU_CESR[SPERR] field as the error registers are always loaded upon the occurrence of each protection violation.

Address: Base + 0x014 (MPU_EDR0)

Base + 0x01C (MPU_EDR1)

Base + 0x024 (MPU_EDR2)

Access: User read-only




Figure 38-4. MPU Error Detail Register, Slave Port *n* (MPU_EDR_{*n*})

Table 38-6. MPU_EDR_{*n*} field descriptions

Field	Description
EACD	<p>Error Access Control Detail. This 16-bit read-only field implements one bit per region descriptor and is an indication of the region descriptor hit where the error occurred. The MPU performs a reference-by-reference evaluation to determine the presence/absence of an access error. When an error is detected, the hit-qualified access control vector is captured in this field.</p> <p>If the MPU_EDR_{<i>n</i>} register contains a captured error and the EACD field is all zeroes, this signals an access that did not hit in any region descriptor. All non-zero EACD values signal references that hit in a region descriptor(s), but failed due to a protection error as defined by the specific set bits. If only a single EACD bit is set, then the protection error was caused by a single non-overlapping region descriptor. If two or more EACD bits are set, then the protection error was caused in an overlapping set of region descriptors.</p>
EPID	<p>Error Process Identification. This 8-bit read-only field records the process identifier of the faulting reference. The process identifier is typically driven only by processor cores; for other bus masters, this field is cleared.</p>
EMN	<p>Error Master Number. This 4-bit read-only field records the logical master number of the faulting reference. This field determines the bus master that generated the access error.</p> <p>0000 Master 0. 0001 Master 1. 0010 Master 2. 0011 Master 3. 0100 Master 4 (Reserved, Master not implemented on PXS30). 0101 Master 5 (Reserved, Master not implemented on PXS30). 0110 Master 6 (not implemented on XBAR_2). 0111 Master 7 (Reserved, Master not implemented on PXS30). All other values are reserved.</p> <p>Note: Port assignments are mode-specific for Lock Step Mode (LSM) and Decoupled Parallel Mode (DPM). See Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR).</p>

Table 38-6. MPU_EDR_n field descriptions (continued)

Field	Description
EATTR	Error Attributes. This 3-bit read-only field records attribute information about the faulting reference. The supported encodings are defined as: 00 User mode, instruction access. 01 User mode, data access. 10 Supervisor mode, instruction access. 11 Supervisor mode, data access. All other encodings are reserved. For non-core bus masters, the access attribute information is typically wired to supervisor, data (0b011).
ERW	Error Read/Write. This 1-bit read-only field signals the access type (read, write) of the faulting reference. 0 Read. 1 Write.

38.6.4 MPU Region Descriptor *n* (MPU_RGD_n)

Each 128-bit (four 32-bit word) region descriptor specifies a given memory space and the access attributes associated with that space.

The region descriptors are organized sequentially in the MPU’s programming model and each of the four 32-bit words are detailed in the subsequent sections.

38.6.4.1 MPU Region Descriptor *n*, Word 0 (MPU_RGD_n.Word0)

The first word of the MPU region descriptor defines the 0-modulo-32 byte start address of the memory region. Writes to this word clear the region descriptor’s valid bit (see [Section 38.6.4.4, MPU Region Descriptor *n*, Word 3 \(MPU_RGD_n.Word3\)](#), for more information).

Address: Base + 0x0x400 + (16 × *n*) + 0x0
 See [Table 38-3](#) for details.

Access: User read/write




Figure 38-5. MPU Region Descriptor *n*, Word 0 Register (MPU_RGD_n.Word0)

Table 38-7. MPU_RGD_n.Word0 field descriptions

Field	Description
SRTADDR	Start Address. This field defines the most significant bits of the 0-modulo-32 byte start address of the memory region.

38.6.4.2 MPU Region Descriptor n , Word 1 (MPU_RGD n .Word1)

The second word of the MPU region descriptor defines the 31-modulo-32 byte end address of the memory region. Writes to this word clear the region descriptor's valid bit (see [Section 38.6.4.4, MPU Region Descriptor \$n\$, Word 3 \(MPU_RGD \$n\$.Word3\)](#), for more information).

Address: Base + 0x0x400 + (16 × n) + 0x4
See [Table 38-3](#) for details.

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	ENDADDR																
W																	
Reset ($n = 0$)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Reset ($n > 0$)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	ENDADDR												1	1	1	1	1
W																	
Reset ($n = 0$)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Reset ($n > 0$)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	

Figure 38-6. MPU Region Descriptor n , Word 1 Register (MPU_RGD n .Word1)

Table 38-8. MPU_RGD n .Word1 field descriptions

Field	Description
ENDADDR	End Address. This field defines the most significant bits of the 31-modulo-32 byte end address of the memory region. There are no hardware checks to verify that ENDADDR ≥ SRTADDR; it is software's responsibility to properly load these region descriptor fields.

38.6.4.3 MPU Region Descriptor n , Word 2 (MPU_RGD n .Word2)

The third word of the MPU region descriptor defines the access control rights of the memory region. Bus masters 0–3 have a 6-bit field defining separate privilege rights for user and supervisor mode accesses as well as the optional inclusion of a process identification field within the definition. For these fields, the bus master number refers to the logical master number as specified in the “Logical Master IDs” table in the XBAR chapter. See [Table 9-1](#). (Nexus controllers have IDs 8 and 9, but only the last 3 bits of the ID are used for this purpose, so they share privileges with cores 0 and 1.)

NOTE

The logical master number depends on whether the PXS30 is operating in LSM or DPM, as shown in [Table 9-1](#).

For the processor privilege rights, three flags are associated with this function: {read, write, execute}. In this context, these flags follow the traditional definition:

- Read (r) permission refers to the ability to access the referenced memory address using an operand (data) fetch.
- Write (w) permission refers to the ability to update the referenced memory address using a store (data) instruction.
- Execute (x) permission refers to the ability to read the referenced memory address using an instruction fetch.

For bus masters 4–7, only read/write access can be controlled.

NOTE

Bus master 7 is not implemented on the PXS30. See [Table 9-1](#).

Writes to this word clear the region descriptor’s valid bit (see [Section 38.6.4.4, MPU Region Descriptor n, Word 3 \(MPU_RGDn.Word3\)](#), for more information). Since it is also expected that system software may adjust only the access controls within a region descriptor (MPU_RGDn.Word2) as different tasks execute, an alternate programming view of this 32-bit entity is provided. If only the access controls are being updated, this operation should be performed by writing to MPU_RGDAACn (Alternate Access Control n) as stores to these locations do not affect the descriptor’s valid bit.

Address: Base + 0x0x400 + (16 × n) + 0x8
See [Table 38-3](#) for details.

														Access: User read/write			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
R	0	0	M6	M6	M5	M5	M4	M4	M3	M3SM		M3UM		M2	M2		
W			RE	WE	RE	WE	RE	WE	PE					PE	SM1		
Reset (n = 0)	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	
Reset (n > 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R	M2	M2UM			M1	M1SM		M1UM			M0	M0SM		M0UM			
W	SM0				PE						PE						
Reset (n = 0)	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
Reset (n > 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Figure 38-7. MPU Region Descriptor n, Word 2 Register (MPU_RGDn.Word2)

Table 38-9. MPU_RGDn.Word2 field descriptions

Field	Description
M6RE	Bus master 6 read enable. If set, this flag allows bus master 6 to perform read operations. If cleared, any attempted read by bus master 6 terminates with an access error and the read is not performed.
M6WE	Bus master 6 write enable. If set, this flag allows bus master 6 to perform write operations. If cleared, any attempted write by bus master 6 terminates with an access error and the write is not performed.

Table 38-9. MPU_RGDn.Word2 field descriptions (continued)

Field	Description
M5RE	Bus master 5 read enable. If set, this flag allows bus master 5 to perform read operations. If cleared, any attempted read by bus master 5 terminates with an access error and the read is not performed.
M5WE	Bus master 5 write enable. If set, this flag allows bus master 5 to perform write operations. If cleared, any attempted write by bus master 5 terminates with an access error and the write is not performed.
M4RE	Bus master 4 read enable. If set, this flag allows bus master 4 to perform read operations. If cleared, any attempted read by bus master 4 terminates with an access error and the read is not performed.
M4WE	Bus master 4 write enable. If set, this flag allows bus master 4 to perform write operations. If cleared, any attempted write by bus master 4 terminates with an access error and the write is not performed.
M3PE	Bus master 3 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDn.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M3SM	Bus master 3 supervisor mode access control. This 2-bit field defines the access controls for bus master 3 when operating in supervisor mode. The M3SM field is defined as: 00 r, w, x = read, write, and execute allowed. 01 r, -, x = read and execute allowed, but no write. 10 r, w, - = read and write allowed, but no execute. 11 Same access controls as that defined by M3UM for user mode.
M3UM	Bus master 3 user mode access control. This 3-bit field defines the access controls for bus master 3 when operating in user mode. The M3UM field consists of three independent bits, enabling read, write and execute permissions: {r, w, x}. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
M2PE	Bus master 2 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDn.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M2SM	Bus master 2 supervisor mode access control. This 2-bit field defines the access controls for bus master 2 when operating in supervisor mode. The M2SM field is defined as: 00 r, w, x = read, write, and execute allowed. 01 r, -, x = read and execute allowed, but no write. 10 r, w, - = read and write allowed, but no execute. 11 Same access controls as that defined by M2UM for user mode.
M2UM	Bus master 2 user mode access control. This 3-bit field defines the access controls for bus master 2 when operating in user mode. The M2UM field consists of three independent bits, enabling read, write and execute permissions: {r, w, x}. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
M1PE	Bus master 1 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDn.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M1SM	Bus master 1 supervisor mode access control. This 2-bit field defines the access controls for bus master 1 when operating in supervisor mode. The M1SM field is defined as: 00 r, w, x = read, write, and execute allowed. 01 r, -, x = read and execute allowed, but no write. 10 r, w, - = read and write allowed, but no execute. 11 Same access controls as that defined by M1UM for user mode.

Table 38-9. MPU_RGDn.Word2 field descriptions (continued)

Field	Description
M1UM	Bus master 1 user mode access control. This 3-bit field defines the access controls for bus master 1 when operating in user mode. The M1UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
MOPE	Bus master 0 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDn.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M0SM	Bus master 0 supervisor mode access control. This 2-bit field defines the access controls for bus master 0 when operating in supervisor mode. The M0SM field is defined as: 00 <i>r</i> , <i>w</i> , <i>x</i> = read, write, and execute allowed. 01 <i>r</i> , -, <i>x</i> = read and execute allowed, but no write. 10 <i>r</i> , <i>w</i> , - = read and write allowed, but no execute. 11 Same access controls as that defined by M0UM for user mode.
M0UM	Bus master 0 user mode access control. This 3-bit field defines the access controls for bus master 0 when operating in user mode. The M0UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.

38.6.4.4 MPU Region Descriptor *n*, Word 3 (MPU_RGDn.Word3)

The fourth word of the MPU region descriptor contains the optional process identifier and mask, plus the region descriptor's valid bit.

Since the region descriptor is a 4-word entity, there are potential coherency issues as this structure is being updated since multiple writes are required to update the entire descriptor. Accordingly, the MPU hardware assists in the operation of the descriptor valid bit to prevent incoherent region descriptors from generating spurious access errors. In particular, it is expected that a complete update of a region descriptor is typically done with sequential writes to MPU_RGDn.Word0, then MPU_RGDn.Word1,... and finally MPU_RGDn.Word3. The MPU hardware automatically clears the valid bit on any writes to words {0,1,2} of the descriptor. Writes to this word set/clear the valid bit in a normal manner.

Since it is also expected that system software may adjust only the access controls within a region descriptor (MPU_RGDn.Word2) as different tasks execute, an alternate programming view of MPU_RGDn.Word2 is provided. If only the access controls are being updated, this operation should be performed by writing to MPU_RGDAACn (Alternate Access Control *n*) as stores to these locations do *not* affect the descriptor's valid bit.

Address: Base + 0x0x400 + (16 × n) + 0xC
 See [Table 38-3](#) for details.

Access: User read/write




Figure 38-8. MPU Region Descriptor n, Word 3 Register (MPU_RGDn.Word3)

Table 38-10. MPU_RGDn.Word3 field descriptions

Field	Description
PID	Process Identifier. This 8-bit field specifies that the optional process identifier is to be included in the determination of whether the current access hits in the region descriptor. This field is combined with the PIDMASK and included in the region hit determination if MPU_RGDn.Word2[MxPE] is set.
PIDMASK	Process Identifier Mask. This 8-bit field provides a masking capability so that multiple process identifiers can be included as part of the region hit determination. If a bit in the PIDMASK is set, then the corresponding bit of the PID is ignored in the comparison. This field is combined with the PID and included in the region hit determination if MPU_RGDn.Word2[MxPE] is set. For more information on the handling of the PID and PIDMASK, see Section 38.7.1.1, Access evaluation – hit determination .
VLD	Valid. This bit signals the region descriptor is valid. Any write to MPU_RGDn.Word{0,1,2} clears this bit, while a write to MPU_RGDn.Word3 sets or clears this bit depending on bit 31 of the write operand. 0 Region descriptor is invalid. 1 Region descriptor is valid.

38.6.5 MPU Region Descriptor Alternate Access Control n (MPU_RGDAACn)

As noted in [Section 38.6.4.3, MPU Region Descriptor n, Word 2 \(MPU_RGDn.Word2\)](#), it is expected that since system software may adjust only the access controls within a region descriptor (MPU_RGDn.Word2) as different tasks execute, *an alternate programming view of this 32-bit entity is desired*. If only the access controls are being updated, this operation should be performed by writing to MPU_RGDAACn (Alternate Access Control n) as stores to these locations do *not* affect the descriptor’s valid bit.

The memory address therefore provides an alternate location for updating MPU_RGDn.Word2.

Address: Base + 0x800 + (4 × n)

See [Table 38-3](#) for details.

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	M6 RE	M6 WE	M5 RE	M5 WE	M4 RE	M4 WE	M3 PE	M3SM		M3UM		M2 PE	M2 SM1	
W																
Reset (n = 0)	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
Reset (n > 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M2 SM0	M2UM			M1 PE	M1SM		M1UM			M0 PE	M0SM	M0UM			
W																
Reset (n = 0)	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
Reset (n > 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 38-9. MPU RGD Alternate Access Control n (MPU_RGDAACn)

Since the MPU_RGDAACn register is another memory mapping for MPU_RGDn.Word2. The field definitions shown in [Table 38-11](#) are identical to those presented in [Table 38-9](#).

Table 38-11. MPU_RGDAACn field descriptions

Field	Description
M6RE	Bus master 6 read enable. If set, this flag allows bus master 6 to perform read operations. If cleared, any attempted read by bus master 6 terminates with an access error and the read is not performed.
M6WE	Bus master 6 write enable. If set, this flag allows bus master 6 to perform write operations. If cleared, any attempted write by bus master 6 terminates with an access error and the write is not performed.
M5RE	Bus master 5 read enable. If set, this flag allows bus master 5 to perform read operations. If cleared, any attempted read by bus master 5 terminates with an access error and the read is not performed.
M5WE	Bus master 5 write enable. If set, this flag allows bus master 5 to perform write operations. If cleared, any attempted write by bus master 5 terminates with an access error and the write is not performed.
M4RE	Bus master 4 read enable. If set, this flag allows bus master 4 to perform read operations. If cleared, any attempted read by bus master 4 terminates with an access error and the read is not performed.
M4WE	Bus master 4 write enable. If set, this flag allows bus master 4 to perform write operations. If cleared, any attempted write by bus master 4 terminates with an access error and the write is not performed.
M3PE	Bus master 3 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDn.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M3SM	Bus master 3 supervisor mode access control. This 2-bit field defines the access controls for bus master 3 when operating in supervisor mode. The M3SM field is defined as: 00 r, w, x = read, write and execute allowed. 01 r, -, x = read and execute allowed, but no write. 10 r, w, - = read and write allowed, but no execute. 11 Same access controls as that defined by M3UM for user mode.

Table 38-11. MPU_RGDAACn field descriptions (continued)

Field	Description
M3UM	Bus master 3 user mode access control. This 3-bit field defines the access controls for bus master 3 when operating in user mode. The M3UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
M2PE	Bus master 2 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDN.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M2SM	Bus master 2 supervisor mode access control. This 2-bit field defines the access controls for bus master 2 when operating in supervisor mode. The M2SM field is defined as: 00 <i>r</i> , <i>w</i> , <i>x</i> = read, write and execute allowed. 01 <i>r</i> , -, <i>x</i> = read and execute allowed, but no write. 10 <i>r</i> , <i>w</i> , - = read and write allowed, but no execute. 11 Same access controls as that defined by M2UM for user mode.
M2UM	Bus master 2 user mode access control. This 3-bit field defines the access controls for bus master 2 when operating in user mode. The M2UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
M1PE	Bus master 1 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDN.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M1SM	Bus master 1 supervisor mode access control. This 2-bit field defines the access controls for bus master 1 when operating in supervisor mode. The M1SM field is defined as: 00 <i>r</i> , <i>w</i> , <i>x</i> = read, write and execute allowed. 01 <i>r</i> , -, <i>x</i> = read and execute allowed, but no write. 10 <i>r</i> , <i>w</i> , - = read and write allowed, but no execute. 11 Same access controls as that defined by M1UM for user mode.
M1UM	Bus master 1 user mode access control. This 3-bit field defines the access controls for bus master 1 when operating in user mode. The M1UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.
MOPE	Bus master 0 process identifier enable. If set, this flag specifies that the process identifier and mask (defined in MPU_RGDN.Word3) are to be included in the region hit evaluation. If cleared, then the region hit evaluation does not include the process identifier.
M0SM	Bus master 0 supervisor mode access control. This 2-bit field defines the access controls for bus master 0 when operating in supervisor mode. The M0SM field is defined as: 00 <i>r</i> , <i>w</i> , <i>x</i> = read, write and execute allowed. 01 <i>r</i> , -, <i>x</i> = read and execute allowed, but no write. 10 <i>r</i> , <i>w</i> , - = read and write allowed, but no execute. 11 Same access controls as that defined by M0UM for user mode.
M0UM	Bus master 0 user mode access control. This 3-bit field defines the access controls for bus master 0 when operating in user mode. The M0UM field consists of three independent bits, enabling read, write and execute permissions: { <i>r</i> , <i>w</i> , <i>x</i> }. If set, the bit allows the given access type to occur; if cleared, an attempted access of that mode may be terminated with an access error (if not allowed by any other descriptor) and the access not performed.

38.7 Functional description

In this section, the functional operation of the MPU is detailed. In particular, subsequent sections discuss the operation of the access evaluation macro as well as the handling of error-terminated XBAR bus cycles.

38.7.1 Access evaluation macro

As previously discussed, the basic operation of the MPU is performed in the access evaluation macro, a hardware structure replicated in the two-dimensional connection matrix. As shown in Figure 38-10, the access evaluation macro inputs the XBAR system bus address phase signals (*AHB_ap*) and the contents of a region descriptor (*RGDn*) and performs two major functions: region hit determination (*hit_b*) and detection of an access protection violation (*error*).




Figure 38-10. MPU access evaluation macro

Figure 38-10 is not intended to be a schematic of the actual access evaluation macro, but rather a generalized block diagram showing the major functions included in this logic block.

38.7.1.1 Access evaluation – hit determination

To determine if the current XBAR reference hits in the given region, two magnitude comparators are used in conjunction with the region's start and end addresses. The boolean equation for this portion of the hit determination is defined as:

$$\begin{aligned} & \text{region_hit} \\ & = ((\text{haddr}[0:26] \geq \text{rgdn.srtaddr}[0:26]) \& (\text{haddr}[0:26] \leq \text{rgdn.endaddr}[0:26])) \\ & \quad \& \text{rgdn.vld} \end{aligned} \tag{Eqn. 38-1}$$

where *haddr*[*] is the current XBAR reference address, *rgdn.srtaddr*[*] and *rgdn.endaddr*[*] are the start and end addresses, and *rgdn.vld* is the valid bit, all from region descriptor *n*. Recall there are *no hardware checks* to verify that *rgdn.endaddr* \geq *rgdn.srtaddr*,

and it is software’s responsibility to properly load appropriate values into these fields of the region descriptor.

In addition to the algebraic comparison of the XBAR reference address versus the region descriptor’s start and end addresses, the optional process identifier is examined against the region descriptor’s PID and PIDMASK fields. Using the `hmaster[*]` number to select the appropriate MxPE field from the region descriptor, a process identifier hit term is formed as:

$$\text{pid_hit} = \sim\text{rgdn.mxpe} \mid ((\text{current_pid}[0:7] \mid \text{rgdn.pidmask}[0:7]) == (\text{rgdn.pid}[0:7] \mid \text{rgdn.pidmask}[0:7])) \quad \text{Eqn. 38-2}$$

where the `current_pid[*]` is the selected process identifier from the current bus master, and `rgdn.pid[*]` and `rgdn.pidmask[*]` are the appropriate process identifier fields from the region descriptor `n`. For XBAR bus masters that do *not* output a process identifier, the MPU forces the `pid_hit` term to be asserted.

As shown in [Figure 38-10](#), the access evaluation macro actually forms the logical complement (*hit_b*) of the combined `region_hit` and `pid_hit` boolean equations.

38.7.1.2 Access evaluation – privilege violation determination

While the access evaluation macro is making the region hit determination, the logic is also evaluating if the current access is allowed by the permissions defined in the region descriptor. Using the XBAR `hmaster[*]` and `hprot[1]` (supervisor/user mode) signals, a set of effective permissions (`eff_rgd[r, w, x]`) is generated from the appropriate fields in the region descriptor. The protection violation logic then evaluates the access against the effective permissions using the specification shown in [Table 38-12](#).

Table 38-12. Protection violation definition

Description	Inputs					Output
	hwrite	hprot[0]	eff_rgd[r]	eff_rgd[w]	eff_rgd[x]	Protection Violation?
inst fetch read	0	0	—	—	0	yes, no x permission
inst fetch read	0	0	-	—	1	no, access is allowed
data read	0	1	0	—	—	yes, no r permission
data read	0	1	1	—	—	no, access is allowed
data write	1	—	—	0	-	yes, no w permission
data write	1	—	—	1	—	no, access is allowed

The resulting boolean equation for the processor protection violations is:

$$\text{cpu_protection_violation} = \sim\text{hwrite} \ \& \ \sim\text{hprot}[0] \ \& \ \sim\text{eff_rgdn}[x] // \text{ifetch} \ \& \ \text{no x}$$

$$| \sim\text{hwrite} \& \text{hprot}[0] \& \sim\text{eff_rgdn}[r] // \text{data_read} \& \text{no } r$$

$$| \text{hwrite} \& \sim\text{eff_rgdn}[w] // \text{data_write} \& \text{no } w$$

Eqn. 38-3

The resulting boolean equation for the non-processor protection violations is:

$$\text{protection_violation}$$

$$= \sim\text{hwrite} \& \sim\text{eff_rgdn}[r] // \text{data_read} \& \text{no } r$$

$$| \text{hwrite} \& \sim\text{eff_rgdn}[w] // \text{data_write} \& \text{no } w$$

Eqn. 38-4

As shown in Figure 38-10, the output of the protection violation logic is the *error* signal, that is, $\text{error} = \text{protection_violation}$.

The access evaluation macro then uses the *hit_b* and *error* signals to form two outputs. The combined $(\text{hit_b} | \text{error})$ signal is used to signal the current access is not allowed and $(\sim\text{hit_b} \& \text{error})$ is used as the input to MPU_EDRn (error detail register) in the event of an error.

The critical timing arc through the access evaluation macro involves the delay from the arrival of $\text{haddr}[*]$ through the two magnitude comparators and through the *hit_b* generation as shown in Figure 38-11.




Figure 38-11. Access evaluation macro critical timing path

38.7.2 Functional integration details

For each XBAR slave port being monitored, the MPU performs a **reduction-AND** of all the individual $(\text{hit_b} | \text{error})$ terms from each access evaluation macro. This expression then terminates the bus cycle with an error and reports a protection error for three conditions:

1. If the access does not hit in *any* region descriptor, a protection error is reported.
2. If the access hits in a single region descriptor and that region signals a protection violation, then a protection error is reported.

3. If the access hits in multiple (overlapping) regions and *all* regions signal protection violations, then a protection error is reported.

The third condition reflects that priority is given to *permission granting over access denying* for overlapping regions as this approach provides more flexibility to system software in region descriptor assignments. For an example of the use of overlapping region descriptors, see [Section 38.9, Application information](#).

The handling of the XBAR bus cycle with a protection error requires two distinct actions. First, recall the protection error logic resides within the XBAR address phase pipeline stage. In the event of a protection error, the reference must be inhibited from entering the XBAR data phase for the targeted slave device. Stated differently, the reference's address phase must be aborted as viewed by the targeted slave device. This is accomplished by dynamically revising the `htrans[*]` signal sent to the slave device. The `htrans[*]` attribute signals an idle or valid reference (as a non-sequential or sequential access), and this signal is "intercepted" by the MPU. If the access is allowed, then the MPU passes the original `htrans[*]` value to the slave device. However if a protection error is detected, then the MPU forces `htrans[*]` sent to the slave to the IDLE encoding. This effectively cancels the transaction before it is seen by the slave device.

While forcing `htrans[*] = IDLE` effectively prevents the bus cycle from being transmitted to the slave device, the XBAR transaction has already been "committed" in other portions of the platform, namely in the initiating bus master and the crossbar switch. To properly terminate the bus cycle for these modules, it is necessary to post the standard 2-cycle XBAR error response. For this response, the `hresp[*]` signal is forced to the ERROR encoding for 2 cycles, the first with `hready` negated and the second with `hready` asserted. To perform these termination functions, the MPU "intercepts" the `hready` and `hresp[*]` signals from the slave devices, performs the required logic functions to force the response on the bus cycle with a protection error, and then outputs the adjusted values to the crossbar switch.

The timing diagram of MPU operations are shown in [Figure 38-12](#).




Figure 38-12. MPU and error-terminated XBAR bus cycles

This timing diagram depicts two XBAR non-sequential (nseq) read transactions. The first read is of address x and the second is of address y, where the read of address x is allowed but the read of address y generates an MPU-detected protection error.

For the read @ x, its address phase occurs in cycle 1. This transaction is allowed and the MPU passes the AHB_htrans[*] input to the targeted slave device as mpu_s*_htrans_out[*]. The data phase for this read occurs in cycle 2 with the accessed operand driven on AHB_hrdata[*] with a normal termination (AHB_hready = 1, AHB_hresp[*] = OKAY).

The read @ y begins its address phase in cycle 2. This access detects a protection violation, so the transfer is aborted before being sent to the targeted slave device. This can be seen by the MPU forcing the mpu_s*_htans_out[*] = IDLE during this cycle. The MPU’s error registers (MPU_EAR_n and MPU_EDR_n) are loaded at the end of cycle 2. Although aborted to the slave device, the read @ y must still transition into its data phase, which lasts for cycles 3 and 4. During these two cycles, the MPU asserts two internal control states to signal the data phase of an error-terminated transfer. The mpu_ahb_error1_dp control state forces AHB_hready to be negated during cycle 3, while mpu_ahb_error1or2_dp state forces the AHB_hresp[*] = ERROR in cycles 3 and 4.

The “next” XBAR transaction is stalled (AHB_hready = 0) in its address phase during cycle 3, which finally occurs during cycle 4.

38.8 Initialization information

The reset state of MPU_CESR[VLD] disables the entire module. Recall while the MPU is disabled, all accesses from all bus masters are allowed. This state also minimizes the power dissipation of the MPU. The power dissipation of each access evaluation macro is minimized when the associated region descriptor is marked as invalid or when MPU_CESR[VLD] = 0.

Typically the appropriate number of region descriptors (MPU_RGDn) are loaded at system startup, including the setting of the MPU_RGDn.Word3[VLD] bits, *before* MPU_CESR[VLD] is set, enabling the module. This approach allows all the loaded region descriptors to be enabled simultaneously. Recall if a memory reference does not hit in *any* region descriptor, the attempted access is terminated with an error.

38.9 Application information

In an operational system, interfacing with the MPU can generally be classified into the following activities:

1. Creation of a new memory region requires loading the appropriate region descriptor into an available register location. When a new descriptor is loaded into a RGDn, it would typically be performed using four 32-bit word writes. As discussed in [Section 38.6.4.4, MPU Region Descriptor n, Word 3 \(MPU_RGDn.Word3\)](#), the hardware assists in the maintenance of the valid bit, so if this approach is followed, there are no coherency issues associated with the multi-cycle descriptor writes. Deletion/removal of an existing memory region is performed by clearing MPU_RGDn.Word3[VLD].
2. If only the access rights for an existing region descriptor need to change, a 32-bit write to the alternate version of the access control word (MPU_RGDAACn) would typically be performed. Recall writes to the region descriptor using this alternate access control location do not affect the valid bit, so there are, by definition, no coherency issues involved with the update. The access rights associated with the memory region switch instantaneously to the new value as the IPS write completes.
3. If the region's start and end addresses are to be changed, this would typically be performed by writing a minimum of three words of the region descriptor: MPU_RGDn.Word{0,1,3}, where the writes to Word0 and Word1 redefine the start and end addresses respectively and the write to Word3 re-enables the region descriptor valid bit. In many situations, all four words of the region descriptor would be rewritten.
4. Typically, references to the MPU's programming model would be restricted to supervisor mode accesses from a specific processor(s), so a region descriptor would be specifically allocated for this purpose with attempted accesses from other masters or while in user mode terminated with an error.
5. When the MPU detects an access error, the current XBAR bus cycle is terminated with an error response and information on the faulting reference captured in the MPU_EARn and MPU_EDRn registers. The error-terminated XBAR bus cycle typically initiates some type of error response in the originating bus master. For example, a processor core may respond with a bus error exception, while a data movement bus master may respond with an error interrupt. In any event, the processor can retrieve the captured error address and detail information by reading the MPU_E{A,D}Rn registers. Information on which error registers contain captured fault data is signaled by MPU_CESR[SPERR].

6. Finally, consider the use of overlapping region descriptors. Application of overlapping regions can often reduce the number of descriptors required for a given set of access controls. It is important to note that, in the overlapping memory space, the protection rights of the corresponding region descriptors are logically summed together (the boolean OR operator). In the following example of a dual-core system, there are four bus masters: the two processors (CP0, CP1) and two DMA engines (DMA1, a traditional data movement engine transferring data between RAM and peripherals and DMA2, a second engine transferring data to/from the RAM only). Consider the region descriptor assignments in Figure 38-13. In this example, there are 8 descriptors used to span 9 regions in the three main spaces of the system memory map (flash, RAM and IPS peripheral space). Each region indicates the specific permissions for each of the four bus masters and this definition provides an appropriate set of shared, private and executable memory spaces.

Of particular interest are the two overlapping spaces: region descriptors 2 & 3 and 3 & 4.

The space defined by RGD2 with no overlap is a private data and stack area that provides read/write access to CP0 only. The overlapping space between RGD2 and RGD3 defines a shared data space for passing data from CP0 to CP1 and the access controls are defined by the logical OR of the two region descriptors. Thus, CP0 has (rw- | r--) = (rw-) permissions, while CP1 has (--- | r--) = (r--) permission in this space. Both DMA engines are excluded from this shared processor data region. The overlapping spaces between RGD3 and RGD4 defines another shared data space, this one for passing data from CP1 to CP0. For this overlapping space, CP0 has (r-- | ---) = (r--) permission, while CP1 has (rw- | r--) = (rw-) permission. The non-overlapped space of RGD4 defines a private data and stack area for CP1 only.

The space defined by RGD5 is a shared data region, accessible by all four bus masters. Finally, the slave peripheral space mapped onto the IPS bus is partitioned into two regions: one containing the MPU's programming model accessible only to the two processor cores and the remaining peripheral region accessible to both processors and the traditional DMA1 master.

This simple example is intended to show one possible application of the capabilities of the Memory Protection Unit in a typical system.

Region Description	RGDn	CP0	CP1	DMA1	DMA2	
CP0 Code	0	rwX	r--	--	--	Flash
CP1 Code	1	r--	rwX	--	--	
CP0 Data & Stack	2	rw-	---	--	--	RAM
CP0 -> CP1 Shared Data		3	r--	r--	--	
CP1 -> CP0 Shared Data	4		---	rw-	--	
CP1 Data & Stack		5	rw-	rw-	rw	
Shared DMA Data	6	rw-	rw-	--	--	IPS
MPU	7	rw-	rw-	rw	--	
Peripherals						

Figure 38-13. Overlapping region descriptor example

Chapter 39

Nexus Development Interface (NDI)

39.1 Parameter values

The parameter values for the PXS30 are shown in [Table 39-1](#).

Table 39-1. Device parameter values

Parameter	Variable Name	Value
FPM_MDO — Number of MDO pins available in full-port mode	F	16
RPM_MDO — Number of MDO pins available in reduced-port mode	R	12
NUM_AUX — Number of blocks on the device sharing the Nexus auxiliary port (not including the NPC)	X	2 in LSM 4 in DPM
NUM_BKPT — Number of breakpoint requests coming into the block from Nexus and non-Nexus sources on the device.	B	—
NUM_EVTO — Number of blocks that input an \overline{EVTO}	E	4
NUM_JCOMP — Number of JCOMP bits used.	J	1
NUM_MSEO — Number of \overline{MSEO} bits used.	M	2
PIN — Part identification number	PIN	0x2C0
MIC — Manufacturer identity code	MIC	0x00E
DC — Design center code	DC	0x2B

39.2 Introduction

[Figure 39-1](#) is a block diagram of the Nexus Port Controller (NPC) block.




Figure 39-1. Nexus Port Controller (NPC) Block Diagram




Figure 39-2. Nexus Development Interface

Figure 39-3 shows how the NPC interfaces with the various Nexus blocks in the PXS30.




Figure 39-3. NPC/Nexus block interfaces

39.2.1 Overview

On PXS30, four modules share their input output with the development tool based on the IEEE-ISTO 5001-2001 standard. The NPC controls the usage of the input and output port in a manner that allows all

the individual development interface blocks to share the port, and appear to the development tool to be a single block. The four modules are two e200z7 Core Nexus Interfaces (NZ7C3_0 and NZ7C3_1) and two Nexus Cross-Bar (XBAR) Slave SRAM Data Trace modules (NXSS_0 and NXSS_1). For information on the NZ7C3 nexus interfaces, see *e200z760n3 Power Architecture® Core Reference Manual*. Information on the NPC and the NXSS modules is included in this section.

39.2.2 Features

The NPC block performs the following functions:

- Controls arbitration for ownership of the Nexus Auxiliary Output Port
- Nexus Device Identification Register and Messaging
- Generates MCKO enable and frequency division control signals
- Controls sharing of $\overline{\text{EVTO}}$
- Control of the device-wide debug mode
- Generates asynchronous reset signal for Nexus blocks based on JCOMP input, censorship status, and power-on reset status
- MDO0 indicates when the internal BIST mode has been completed and development tools can access the MCU
- Provides Nexus support for censorship mode

39.2.3 Modes of operation

The NPC block uses the JCOMP input and an internal power-on reset indication as its primary reset signals. Upon exit of reset, the mode of operation is determined by the Port Configuration Register (PCR) settings.

39.2.3.1 Reset

The NPC block is asynchronously placed in reset when either power-on reset is asserted, JCOMP is not set for Nexus access, the device enters censored mode (censorship status signal, `nex_disable`, is asserted), or the TAP controller state machine is in the Test-Logic-Reset state. Holding TMS high for 5 consecutive rising edges of TCK guarantees entry into the Test-Logic-Reset state regardless of the current TAP controller state. Following negation of power-on reset, the NPC remains in reset until the internal self-test concludes. The NPC is unaffected by other sources of reset. While in reset, the following actions occur:

- The TAP controller is forced into the Test-Logic-Reset state
- The auxiliary output port pins are negated
- The TDI, TMS, and TCK TAP inputs are ignored (when in power-on reset, censored mode or JCOMP not set for NPC operation only)
- Registers default back to their reset values

39.2.3.2 Disabled-port mode

In disabled-port mode, auxiliary output pin port enable signals are negated, thereby disabling message transmission. Any debug feature that generates messages cannot be used. The primary features available are class 1 features and read/write access to the registers. Class 1 features include the ability to trigger a breakpoint event indication through $\overline{\text{EVTO}}$.

39.2.3.3 Full-port mode

Full-port mode (FPM) is entered by asserting the MCKO_EN and FPM bits in the PCR. All trace features are enabled or can be enabled by writing the configuration registers via the TAP. In FPM, 16 MDO pins are available.

39.2.3.4 Reduced-port mode

Reduced-port mode (RPM) is entered by asserting the MCKO_EN bit and negating the FPM bit in the PCR. All trace features are enabled or can be enabled by writing the configuration registers via the TAP. In RPM, 12 MDO pins are available.

39.2.3.5 Censored mode

In censored mode, it should not be possible to read the contents of internal Flash externally. The NPC and all other Nexus blocks are held in reset when in censored mode (nex_disable asserted), preventing Nexus read/write to memory mapped resources and the transmission of Nexus trace messages.

If the device is censored, the Nexus is kept disabled to protect flash contents from being read.

39.2.3.6 Nexus double data rate (DDR) mode

Nexus double data rate (DDR) mode is enabled by asserting the DDR_EN bit in the PCR. DDR mode is only supported for MCKO_DIV settings of CORE_CLK/2, CORE_CLK/4 and CORE_CLK/8. In double data rate mode, message data is updated between each edge (both rising and falling) of MCKO, effectively doubling the message throughput of single data rate mode. The MDO data should be captured by the tool on both edges of the MCKO. Note DDR mode is not supported by the IEE-ISTO 5001-2003 standard.

NOTE

DDR mode is not compliant with the IEEE-ISTO 5001-2003 standard. The standard does not allow this format.

39.3 External signal description

39.3.1 Overview

The NPC pin interface provides for the transmission of messages from Nexus blocks to the external development tools and for access to Nexus client registers. The NPC pin definition is outlined in [Table 39-2](#).

Table 39-2. NPC signal properties

Name	Port	Function	Reset state	Pull ¹
$\overline{\text{EVTO}}$	Auxiliary	Event Out pin	0b1	—
JCOMP	JTAG	JTAG Compliancy and TAP Sharing Control	—	Down
MDO	Auxiliary	Message Data Out pins	0 ²	—
$\overline{\text{MSEO}}$	Auxiliary	Message Start/End Out pins	0b11	—
TCK	JTAG	Test Clock Input	—	Down
TDI	JTAG	Test Data Input	—	Up
TDO	JTAG	Test Data Output	High Z ³	—
TMS	JTAG	Test Mode Select Input	—	Up

NOTES:

- 1 The pull is not implemented in this block. Pullup/pulldown devices are implemented in the pads.
- 2 MDO0 indicates when the internal BIST mode has been completed and development tools can access the MCU.
- 3 TDO output buffer enable is negated when the NPC is not in the Shift-IR or Shift-DR states. A weak pull up resistor may be required on TDO to prevent the signal from floating when tools are attached.

39.3.2 Detailed signal descriptions

This section describes each of the signals listed in [Table 39-2](#) in more detail. Note that the JTAG test clock (TCK) input from the pin is not a direct input to the NPC. The NPC requires two separate input clocks for TCK clocked logic, one for posedge (rising edge TCK) logic and one for negedge (falling edge TCK) logic. Both clocks are derived from the pin TCK, and generated external to the NPC.

39.3.2.1 $\overline{\text{EVTO}}$ —Event Out

The Event Out ($\overline{\text{EVTO}}$) pin is an output pin that is asserted upon breakpoint occurrence to provide breakpoint status indication. The $\overline{\text{EVTO}}$ output of the NPC is generated based on the values of the individual $\overline{\text{EVTO}}$ signals from all Nexus blocks that implement the signal.

39.3.2.2 JCOMP—JTAG Compliance

The JCOMP signal provides the ability to share the TAP. The NPC TAP controller is enabled when JCOMP is set to the NPC enable encoding, otherwise the NPC TAP controller remains in reset.

39.3.2.3 MDO—Message Data Out

The Message Data Out (MDO) pins are output pins used for uploading OTM, BTM, DTM, and other messages to the development tool. The development tool should sample MDO on the rising edge of MCKO. The width of the MDO bus used is determined by reset configuration.

39.3.2.4 $\overline{\text{MSEO}}$ —Message Start/End Out

The Message Start/End Out ($\overline{\text{MSEO}}$) pin is an output pin that indicates when a message on the MDO pins has started, when a variable length packet has ended, or when the message has ended. The development tool should sample $\overline{\text{MSEO}}$ on the rising edge of MCKO.

39.3.2.5 TCK—Test Clock Input

The Test Clock Input (TCK) pin synchronizes the test logic and control register access through the JTAG port.

39.3.2.6 TDI—Test Data Input

The Test Data Input (TDI) pin receives serial test instruction and data. TDI is sampled on the rising edge of TCK.

39.3.2.7 TDO—Nexus Test Data Output

The Test Data Output (TDO) pin transmits serial output for instructions and data. TDO is three-stateable and is actively driven in the SHIFT-IR and SHIFT-DR controller states. TDO is updated on the falling edge of TCK and sampled by the development tool on the rising edge of TCK.

39.3.2.8 TMS—Test Mode Select

Test Mode Select Input (TMS) pin sequences the IEEE 1149.1-2001 TAP controller state machine. TMS is sampled on the rising edge of TCK.

39.4 Nexus Master IDs

PXS30 has the following four Nexus modules:

- Nexus Crossbar Slave SRAM Data Trace Monitor 0 (NXSS_0)
- Nexus Crossbar Slave SRAM Data Trace Monitor 1 (NXSS_1)
- Nexus Core_0 (NZ7C3_0)
- Nexus Core_1 (NZ7C3_1)

These modules are described in [Table 39-3](#) through [Table 39-6](#). Each Nexus module can be individually enabled/disabled.

The Nexus Core_0 and 1 modules are attached to the Master XBAR Bus of Core_0 and Core_1, respectively. The Nexus SRC IDs are hard-coded by design.

AHB Master ID Select and Nexus SRC ID are configured via the Nexus Crossbar Slave SRAM Data Trace Monitor register: Data Trace Control (DTC).

AHB Master ID SEL = DTC[19:16] — used to select which AHB Master should be traced.

Nexus SRC ID = DTC[15:12] — used to place a SRC ID in the Nexus trace messages to identify which Master is associated with the message. The Nexus SRC ID should be set to either 0b1101 for NXSS_0 in Decoupled Parallel mode and NXSS_0/NXSS_1 Lock-Step mode or 0b1110 for NXSS_1 in Decoupled Parallel mode.

Table 39-3. Nexus Crossbar Slave SRAM Data Trace Monitor 0

Master	AHB Master ID	
	LS Mode	DP Mode
Core_0	0	0
Core_1	—	1
DMA_0	2	2
DMA_1	—	6
Nexus Core_0	8	8
Nexus Core_1	—	9
FlexRay	3	—
Ethernet	4	—
PDI	5	—

Table 39-4. Nexus Crossbar Slave SRAM Data Trace Monitor 1

Master	AHB Master ID	
	LS Mode	DP Mode
Core_0	0	0
Core_1	—	1
DMA_0	2	2
DMA_1	—	6
Nexus Core_0	8	8
Nexus Core_1	—	9
FlexRay	3	—
Ethernet	4	—
PDI	5	—

Table 39-5. Nexus Core_0

Master	Nexus SRC ID	
	LS Mode	DP Mode
Core_0	0	0

Table 39-6. Nexus Core_1

Master	Nexus SRC ID	
	LS Mode	DP Mode
Core_1	0	1

39.5 Register description

This section provides a detailed description of the NPC registers accessible to the end user. Individual bit-level descriptions and reset states of the registers are included.

Table 39-7 shows the NPC registers by index values. The registers are not memory-mapped and can only be accessed via the TAP. The NPC block does not implement the client select control register because the value does not matter when accessing the registers. Note that the bypass and instruction registers have no index values. These registers are not accessed in the same manner as Nexus client registers. Refer to the individual register descriptions for more detail.

Table 39-7. NPC registers

Index	Register
0	Device ID Register (DID)
127	Port Configuration Register (PCR)

39.5.1 Register descriptions

This section consists of NPC register descriptions.

39.5.1.1 Bypass Register

The bypass register is a single-bit shift register path selected for serial data transfer between TDI and TDO when the BYPASS instruction or any unimplemented instructions are active. After entry into the Capture-DR state, the single-bit shift register is set to a logic 0. Therefore, the first bit shifted out after selecting the bypass register is always a logic 0.

39.5.1.2 Instruction Register

The NPC block uses a 4-bit instruction register as shown in Table 39-4. The instruction register is accessed via the SELECT_IR_SCAN path of the tap controller state machine, and allows instructions to be loaded into the block to enable the NPC for register access (NEXUS_ENABLE) or select the bypass register as the shift path from TDI to TDO (BYPASS or unimplemented instructions).

Instructions are shifted in through TDI while the TAP controller is in the Shift-IR state, and latched on the falling edge of TCK in the Update-IR state. The latched instruction value can only be changed in the Update-IR and Test-Logic-Reset TAP controller states. Synchronous entry into the Test-Logic-Reset state results in synchronous loading of the BYPASS instruction. Asynchronous entry into the Test-Logic-Reset state results in asynchronous loading of the BYPASS instruction. During the Capture-IR TAP controller state, the instruction register is loaded with the value of the previously executed instruction, making this value the register's read value when the TAP controller is sequenced into the Shift-IR state.




Figure 39-4. 4-Bit Instruction Register

39.5.1.3 Nexus Device ID Register (DID)

The Nexus Device ID Register (DID), shown in [Figure 39-5](#), allows the part revision number, design center, part identification number, and manufacturer identity code of the part to be determined through the auxiliary output port.




Figure 39-5. Nexus Device ID Register

Table 39-8. DID field descriptions

Field	Description
PRN	Part Revision Number. These bits contain the revision number of the part.
DC	Design Center. These bits indicate the device design center.
PIN	Part Identification Number. These bits contain the part number of the device.
MIC	Manufacturer Identity Code. These bits contain the reduced Joint Electron Device Engineering Council (JEDEC) ID for Freescale Semiconductor, 0xE.
I	IDCODE Register ID. The I bit identifies this register as the device identification register and not the bypass register.

39.5.1.4 Port Configuration Register (PCR)




Figure 39-6. Port Configuration Register (PCR)

The Port Configuration Register (PCR), shown in [Figure 39-6](#), selects the NPC mode of operation, enable MCKO, and select the MCKO frequency, and enable or disable MCKO gating. This register should be configured as soon as the NPC is enabled.

The PCR register may be rewritten by the debug tool subsequent to the enabling of the NPC for low power debug support. In this case, the debug tool may set and clear the LP_DBG and LPn_SYN bits, but must preserve the original state of the remaining bits in the register.

NOTE

The mode or clock division must not be modified after MCKO has been enabled. Changing the mode or clock division while MCKO is enabled can produce unpredictable results.

Table 39-9. PCR field descriptions

Field	Description
FPM	Full Port Mode. The value of the FPM bit determines if the auxiliary output port uses the full MDO port or a reduced MDO port to transmit messages. 0 A subset of MDO pins are used to transmit messages. 1 All MDO pins are used to transmit messages.
MCKO_EN	MCKO Enable. This bit enables the MCKO clock to run. When enabled, the frequency of MCKO is determined by the MCKO_DIV field. 0 MCKO clock is driven to zero. 1 MCKO clock is enabled.
MCKO_DIV	MCKO Division Factor. The value of this signal determines the frequency of MCKO relative to the system clock frequency when MCKO_EN is asserted. Table 39-10 shows the meaning of MCKO_DIV Values. In this table, CORE_CLK represents the system clock frequency.
EVT_EN	$\overline{\text{EVTO}}/\overline{\text{EVTI}}$ Enable. This bit enables the $\overline{\text{EVTO}}/\overline{\text{EVTI}}$ port functions. 0 $\overline{\text{EVTO}}/\overline{\text{EVTI}}$ port disabled. 1 $\overline{\text{EVTO}}/\overline{\text{EVTI}}$ port enabled.
DDR_EN	Double Data Rate Mode Enable. This bit enables Nexus double data rate (DDR) mode. In DDR mode, message data is updated on both rising and falling edges of MCKO, effectively doubling message throughput. 0 DDR mode disabled. Single Data Rate (SDR) mode, as defined in the IEEE-ISTO 5001-2003 standard 1 DDR mode enabled. Double Data Rate mode; this mode does not comply with the IEEE-ISTO 5001-2003 standard and may not be supported by all tool vendors.

Table 39-9. PCR field descriptions (continued)

Field	Description
NEXCFG	Nexus Configuration Select. This bit is not used in PXS30. 0 NEXCFG cleared. 1 NEXCFG set.
LP_DBG_EN	Low Power Debug Enable. This bit enables debug functionality on exit from low power modes on supported devices. 0 Low power debug disabled. 1 Low power debug enabled.
LP _n _SYN	Low Power Mode <i>n</i> Synchronization. These bits are used to synchronize the entry into low power modes between the device and debug tool. Supported devices set these bits before a pending entry into low power mode. After reading the bit as set, the debug tool then clears the bit to acknowledge to the device that it may enter the low power mode. 0 Low power mode entry acknowledged. 1 Low power mode entry pending.
PSTAT_EN	Processor Status Mode Enable ¹ . This bit enables processor status (PSTAT) mode. In PSTAT mode, all auxiliary output port MDO pins are used to transmit processor status information, and Nexus messaging is unavailable. 0 PSTAT mode disabled. 1 PSTAT mode enabled.

NOTES:

¹ PSTAT Mode is intended for factory processor debug only. The PSTAT_EN bit should be written to disable PSTAT mode if Nexus messaging is desired. No Nexus messages are transmitted under any circumstances when PSTAT mode is enabled.

Table 39-10. MCKO_DIV values

MCKO_DIV[2:0]	MCKO Frequency
0	CORE_CLK ¹
1	CORE_CLK/2 ¹
2	CORE_CLK/3
3	CORE_CLK/4
4	Reserved
5	Reserved
6	Reserved

NOTES:

¹ The CORE_CLK setting for MCKO frequency should only be used if this setting does not violate the maximum operating frequency of the auxiliary port pins. See the maximum MCKO frequency specification in the PXS30 Datasheet (PXS30).

39.6 Functional description

39.6.1 NPC reset configuration

The NPC is placed in disabled mode upon exit of reset. If message transmission via the auxiliary port is desired, a write to the PCR is then required to enable the NPC and select the mode of operation. Asserting MCKO_EN places the NPC in enabled mode and enables MCKO. The frequency of MCKO is selected by

writing the MCKO_DIV field. Asserting or negating the FPM bit selects full-port or reduced-port mode, respectively.

Table 39-11 describes the NPC reset configuration options.

Table 39-11. NPC reset configuration options

JCOMP equal to npc_jcomp_plug?	PCR[MCKO_EN]	PCR[FPM] bit	Configuration
no	X	X	Reset
yes	0	X	Disabled
yes	1	1	Full-Port Mode
yes	1	0	Reduced-Port Mode

39.6.2 Auxiliary output port

The auxiliary output port is shared by each of the Nexus modules on the device. The NPC communicates with each of the Nexus modules and arbitrates for access to the port.

39.6.2.1 Output message protocol

The protocol for transmitting messages via the auxiliary port is accomplished with the $\overline{\text{MSEO}}$ functions. The $\overline{\text{MSEO}}$ pins are used to signal the end of variable-length packets and the end of messages. They are not required to indicate the end of fixed-length packets. MDO and $\overline{\text{MSEO}}$ are sampled on the rising edge of MCKO.

Figure 39-7 illustrates the state diagram for $\overline{\text{MSEO}}$ transfers. All transitions not included in the figure are reserved, and must not be used.




Figure 39-7. $\overline{\text{MSEO}}$ transfers (for 2-bit $\overline{\text{MSEO}}$)

39.6.2.2 Output messages

In addition to sending out messages generated in other Nexus blocks, the NPC can also output the device ID message contained in the device ID register and the port replacement output message on the MDO pins. The device ID message can also be sent out serially through TDO.

Table 39-12 describes the device ID and port replacement output messages that the NPC can transmit on the auxiliary port. The TCODE is the first packet transmitted.

Table 39-12. NPC output messages

Message name	Min. packet size (bits)	Max packet size (bits)	Packet type	Packet name	Packet description
Device ID Message	6	6	Fixed	TCODE	Value = 1
	32	32	Fixed	ID	DID register contents

Figure 39-8 shows the various message formats that the pin interface formatter has to encounter. Note that for variable-length fields, the transmitted size of the field is determined from the range of the least significant bit to the most significant non-zero-valued bit (i.e., most significant zero-valued bits are not transmitted).

Figure 39-8. Message field sizes

Message	TCODE	Field #1	Field #2	Field #3	Field #4	Field #5	Min. size ¹ (bits)	Max size ² (bits)
Device ID Message	1	Fixed = 32	NA	NA	NA	NA	38	38

NOTES:

¹ Minimum information size. The actual number of bits transmitted depends on the number of MDO pins

² Maximum information size. The actual number of bits transmitted depends on the number of MDO pins

The double edges in Figure 39-8 indicate the starts and ends of messages. Fields without shaded areas between them are grouped into super-fields and can be transmitted together without end-of-packet indications between them.

39.6.2.3 Rules of message

- A variable-sized field within a message must end on a port boundary. (Port boundaries depend on the number of MDO pins active with the current reset configuration.)
- A variable-sized field may start within a port boundary only when following a fixed-length field.
- Super-fields must end on a port boundary.
- When a variable-length field is sized such that it does not end on a port boundary, it is necessary to extend and zero fill the remaining bits after the highest order bit so that it can end on a port boundary.
- Multiple fixed-length packets may start and/or end on a single clock.
- When any packet follows a variable-length packet, it must start on a port boundary.
- The field containing the TCODE number is always transferred out first, followed by subsequent fields of information.
- Within a field, the lowest significant bits are shifted out first. Figure 39-9 shows the transmission sequence of a message that is made up of a TCODE followed by two fields.




Figure 39-9. Transmission sequence of messages

39.6.3 IEEE 1149.1-2001 (JTAG) TAP

The NPC block uses the IEEE 1149.1-2001 TAP for accessing registers. Each of the individual Nexus blocks on the device implements a TAP controller for accessing its registers as well. TAP signals include TCK, TDI, TMS, and TDO. There may also be other blocks on the MCU that use the TAP and implement a TAP controller. The value of the JCOMP input controls ownership of the port between Nexus and non-Nexus blocks sharing the TAP.

Refer to the IEEE 1149.1-2001 specification for further detail on electrical and pin protocol compliance requirements.

The NPC implements a Nexus controller state machine that transitions based on the state of the IEEE 1149.1-2001 state machine shown in [Figure 39-11](#). The Nexus controller state machine is defined by the IEEE-ISTO 5001-2001 standard. It is shown in [Figure 39-12](#).

The instructions implemented by the NPC TAP controller are listed in [Table 39-13](#). The value of the NEXUS-ENABLE instruction is 0b0000. Each unimplemented instruction acts like the BYPASS instruction. The size of the NPC instruction register is 4-bits.

Table 39-13. Implemented instructions

Instruction name	Private/Public	Opcode	Description
NEXUS-ENABLE	public	0x0	Activate Nexus controller state machine to read and write NPC registers.
BYPASS	private	0xF	NPC BYPASS instruction. Also the value loaded into the NPC IR upon exit of reset.

Data is shifted between TDI and TDO starting with the least significant bit as illustrated in [Figure 39-10](#). This applies for the instruction register and all Nexus tool-mapped registers.





Figure 39-10. Shifting data into register

39.6.3.1 Enabling the NPC TAP controller

Assertion of the power-on reset signal or setting JCOMP to a value other than the NPC enable encoding resets the NPC TAP controller. When not in power-on reset, the NPC TAP controller is enabled by driving JCOMP with the NPC enable value and exiting the Test-Logic-Reset state. Loading the NEXUS-ENABLE instruction then grants access to Nexus debug.



NOTE: The value shown adjacent to each state transition in this figure represents the value of TMS at the time of a rising edge of TCK.

Figure 39-11. IEEE 1149.1-2001 TAP controller state machine

39.6.3.2 Retrieving device IDCODE

The Nexus TAP controller does not implement the IDCODE instruction. However, the device identification message can be output by the NPC through the auxiliary output port or shifted out serially by accessing the Nexus Device ID register through the TAP. Transmission of the device identification message on the auxiliary output port MDO pins occurs immediately after a write to the PCR, if the NPC is enabled. Transmission of the device identification message serially via TDO is achieved by performing a read of the register contents as described in [Section 39.6.3.4, Selecting a Nexus client register](#).

39.6.3.3 Loading NEXUS-ENABLE instruction

Access to the NPC registers is enabled when the TAP controller instruction register is loaded with the NEXUS-ENABLE instruction. This instruction is shifted in via the SELECT-IR-SCAN path and loaded in the UPDATE-IR state. At this point, the Nexus controller state machine, shown in [Figure 39-12](#), transitions to the REG_SELECT state. The Nexus controller has three states: idle, register select, and data access. [Table 39-14](#) illustrates the IEEE 1149.1 sequence to load the NEXUS-ENABLE instruction.




Figure 39-12. NEXUS controller state machine

Table 39-14. Loading NEXUS-ENABLE instruction

Clock	TMS	IEEE 1149.1 state	Nexus State	Description
0	0	RUN-TEST/IDLE	IDLE	IEEE 1149.1-2001 TAP controller in idle state
1	1	SELECT-DR-SCAN	IDLE	Transitional state
2	1	SELECT-IR-SCAN	IDLE	Transitional state
3	0	CAPTURE-IR	IDLE	Internal shifter loaded with current instruction
4	0	SHIFT-IR	IDLE	TDO becomes active, and the IEEE 1149.1-2001 shifter is ready. Shift in all but the last bit of the NEXUS_ENABLE instruction.
3 TCKS				
12	1	EXIT1-IR	IDLE	Last bit of instruction shifted in
13	1	UPDATE-IR	IDLE	NEXUS-ENABLE loaded into instruction register
14	0	RUN-TEST/IDLE	REG_SELECT	Ready to be read/write Nexus registers

39.6.3.4 Selecting a Nexus client register

When the NEXUS-ENABLE instruction is decoded by the TAP controller, the input port allows development tool access to all Nexus registers. Each register has a 7-bit address index.

All register access is performed via the SELECT-DR-SCAN path. The Nexus Controller defaults to the REG_SELECT state when enabled. Accessing a register requires two passes through the SELECT-DR-SCAN path: one pass to select the register and the second pass to read/write the register.

The first pass through the SELECT-DR-SCAN path enters an 8-bit Nexus command consisting of a read/write control bit in the LSB followed by a 7-bit register address index, as illustrated in [Figure 39-13](#). The read/write control bit is set to 1 for writes and 0 for reads.




Figure 39-13. IEEE 1149.1 controller command input

The second pass through the SELECT-DR-SCAN path reads or writes the register data by shifting in the data (LSB first) during the SHIFT-DR state. When reading a register, the register value is loaded into the IEEE 1149.1-2001 shifter during the CAPTURE-DR state. When writing a register, the value is loaded from the IEEE 1149.1-2001 shifter to the register during the UPDATE-DR state. When reading a register, there is no requirement to shift out the entire register contents. Shifting may be terminated once the required number of bits have been acquired.

[Table 39-15](#) illustrates a sequence that writes a 32-bit value to a register.

Table 39-15. Write to a 32-Bit Nexus Client register

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
0	0	RUN-TEST/IDLE	REG_SELECT	IEEE 1149.1-2001 TAP controller in idle state
1	1	SELECT-DR-SCAN	REG_SELECT	First pass through SELECT-DR-SCAN path
2	0	CAPTURE-DR	REG_SELECT	Internal shifter loaded with current value of controller command input.
3	0	SHIFT-DR	REG_SELECT	TDO becomes active, and write bit and 6 bits of register index shifted in.
7 TCKs				
12	1	EXIT1-DR	REG_SELECT	Last bit of register index shifted into TDI
13	1	UPDATE-DR	REG_SELECT	Controller decodes and selects register
14	1	SELECT-DR-SCAN	DATA_ACCESS	Second pass through SELECT-DR-SCAN path
15	0	CAPTURE-DR	DATA_ACCESS	Internal shifter loaded with current value of register
16	0	SHIFT-DR	DATA_ACCESS	TDO becomes active, and outputs current value of register while new value is shifted in through TDI
31 TCKs				
48	1	EXIT1-DR	DATA_ACCESS	Last bit of current value shifted out TDO. Last bit of new value shifted in TDI.

Table 39-15. Write to a 32-Bit Nexus Client register (continued)

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
49	1	UPDATE-DR	DATA_ACCESS	Value written to register
50	0	RUN-TEST/IDLE	REG_SELECT	Controller returned to idle state. It could also return to SELECT-DR-SCAN to write another register.

39.6.4 Nexus JTAG port sharing

Each of the individual Nexus blocks on the device implements a TAP controller for accessing its registers. When Nexus has ownership of the TAP, only the block whose NEXUS-ENABLE instruction is loaded has control of the TAP. This allows the interface to all of these individual TAP controllers to appear to be a single port from outside the device. If no register is selected as the shift path for a Nexus block, that block acts like a single-bit shift register, or bypass register.

39.6.5 Nexus system integration

The PXS30 device has four Nexus blocks:

- CORE_0
- CORE_1
- NXSS_0
- NXSS_1

The muxing of these Nexus blocks to NPC is based on whether the device is run in LSM or DPM mode.

39.6.5.1 DPM mode

In DP Mode, the NPC port sharing features are fully utilized (`ext_multi_nex_sel` signal), which allows a dynamic arbitration for the Nexus Auxiliary Port from each Nexus implementation on the device.

[Figure 39-14](#) shows the Nexus Auxiliary Port Sharing (NASP) in the Decoupled Parallel Mode (DPM).




Figure 39-14. Nexus auxiliary port sharing in DPM

39.6.6 LSM mode

When operating in LSM, only the outputs of one of the shared blocks is actually connected to the NPC since both cores are operating in parallel together and both of the SRAM modules are operating in parallel.

Figure 39-15 shows the Nexus Auxiliary Port Sharing (NASP) in the Lock Step Mode (LSM). The TEST_CTRL[TDO_SEL] bit in the JTAGC selects which outputs are monitored by the NPC.




Figure 39-15. Nexus auxiliary port sharing in LSM

39.6.7 MCKO

MCKO is an output clock to the development tools used for the timing of $\overline{\text{MSEO}}$ and MDO pin functions. MCKO is derived from the system clock and its frequency is determined by the value of the MCKO_DIV field in the PCR. Possible operating frequencies include system clock, one-half system clock, and one-quarter system clock speed.

Possible operating frequencies and division factors for various Nexus in PXS30 are summarized in the table below:

39.6.7.1 Core Nexus standalone

When running Nexus in SDR mode (i.e., using a single edge of MCKO to launch the data), the following is supported. The table is platform-to-core clock ratio versus MCKO division factor.

Table 39-16. SDR mode

Platform to core clock ratio	DIV1	DIV2	DIV3	DIV4
1 to 1	YES (@40 MHz)	YES (@60 MHz, Pad)	YES (@30 MHz, 33:66 duty)	YES (@22.5 MHz)
1 to 2	YES (@40 MHz)	YES (@60 MHz, Pad)	YES (@60 MHz, 33:66 duty)	YES (@45 MHz)
1 to 3	YES(@40 MHz)	YES (@60 MHz, Pad)	YES (@60 MHz, 33:66 duty)	YES (@45 MHz)

When using DDR mode (i.e., using both the edges of MCKO to capture the data), the following is supported:

Table 39-17. DDR mode

Platform to core clock ratio	DIV1	DIV2	DIV3	DIV4
1 to 1	No	YES (@45 MHz)	No	No
1 to 2	No	YES (@45 MHz)	No	Yes (@45 MHz)
1 to 3	No	YES (@45 MHz)	No	No

39.6.7.2 AHB Nexus (Nexus XBAR slave SRAM trace monitor) standalone

When running Nexus in SDR mode:

Table 39-18. SDR mode

Platform to core clock ratio	DIV1	DIV2	DIV3	DIV4
1 to 1	No	YES (@60 MHz, Pad)	YES (@30 MHz, 33:66 duty)	YES (@22.5 MHz)
1 to 2	No	YES (@60 MHz, Pad)	No	YES (@45 MHz)
1 to 3	No	No	No	No

When running Nexus in DDR mode:

Table 39-19. DDR mode

Platform to core clock ratio	DIV1	DIV2	DIV3	DIV4
1 to 1	No	YES (@45 MHz)	No	No
1 to 2	No	No	No	Yes (@45 MHz)
1 to 3	No	No	No	No

NOTE

1) Wherever the limiting factor of frequency is the PAD it is noted in the table, otherwise the limiting factor is architectural (e.g., the clock ratios themselves) or the design implementation.

2) DDR mode div 4 provides higher trace throughput than SDR mode div 2 when the platform to core clock ratio is 2.

In case it is required to use all the Nexus simultaneously, it is necessary to choose a subset from the above tables that is common to all. For example, if using 1:1 platform to core frequency, DDR mode DIV2 is supported by all the Nexus.

39.6.8 EVTO sharing

The NPC block controls sharing of the EVTO output between all Nexus clients that produce an EVTO signal. After receiving a single clock period of asserted EVTO from any Nexus client, the NPC latches the result, and drives EVTO for one MCKO period on the following clock. When there is no active MCKO, such as in disabled mode, the NPC drives EVTO for two system clock periods. EVTO sharing is active as long as the NPC is not in reset.

39.6.9 Nexus reset control

The JCOMP input that is used as the primary reset signal for the NPC is also used by the NPC to generate a single-bit reset signal for other Nexus blocks. If JCOMP is negated (low), an internal reset is asserted, indicating that all Nexus modules should be held in reset. Internal Nexus reset is also asserted when in power-on reset, or if the device is in a censored mode.

39.6.10 Nexus ready status

Following a power-on reset, MDO[0] can be used to indicate to the debugger whether the NPC is ready for usage by the development tool. It is driven low once the chip is ready for development or tool commands. While power-on reset or LBIST is in progress, MDO0 is driven high after the initial POR until the LBIST completes.

39.7 Initialization/application information

39.7.1 Accessing NPC tool-mapped registers

To initialize the TAP for Nexus register accesses, the following sequence is required:

1. Enable the Nexus TAP controller.
2. Load the TAP controller with the NEXUS-ENABLE instruction.

To write control data to NPC tool-mapped registers, the following sequence is required:

1. Write the 7-bit register index and set the write bit to select the register with a pass through the SELECT-DR-SCAN path in the TAP controller state machine.
2. Write the register value with a second pass through the SELECT-DR-SCAN path. Note that the prior value of this register is shifted out during the write.

To read status and control data from NPC tool-mapped registers, the following sequence is required:

1. Write the 7-bit register index and clear the write bit to select register with a pass through SELECT-DR-SCAN path in the TAP controller state machine.
2. Read the register value with a second pass through the SELECT-DR-SCAN path. Data shifted in is ignored.

See the IEEE-ISTO 5001-2003 standard for more detail.

39.8 Crossbar slave port data trace module (NXSS)

The PXS30 provides two Crossbar Slave Port Data Trace Modules (NXSS). The Crossbar Slave Port Data Trace Module 0 (NXSS_0) and the Crossbar Slave Port Data Trace Module 1 (NXSS_1) are compliant with the Class 3 defined data trace feature of the IEEE-ISTO 5001-2003 standard. The NXSS_0 can be programmed to trace data accesses to the System SRAM0 and the NXSS_1 can be programmed to trace data accesses to the System SRAM1. All output messages and register accesses are compliant with the protocol defined in the IEEE-ISTO 5001 standard.

NOTE

The auxiliary port and its signals, such as MCKO, $\overline{\text{MSEO}}[1:0]$, MDO[15:0] and others, are referenced. The device NPC module arbitrates the access of the single auxiliary port. The functions of the NXSS_0 and NXSS_1 modules are described without the interaction of the NPC, as if Nexus has a dedicated auxiliary port, to simplify the description.

39.8.1 NXSS block diagram

Figure 39-16 shows a block diagram of the NXSS. Nexus Full Port mode provides 16 MDOs and Nexus Reduced Port mode provides 12 MDOs.




Figure 39-16. NXSS block diagram

39.8.2 Features

Features include the following:

- Data trace via data write messaging (DWM) and data read messaging (DRM). This provides the capability for the development tool to trace reads and/or writes to System SRAM0 and System SRAM1.
- Watchpoint messaging via the auxiliary pins
- Watchpoint trigger enable of data trace messaging (DTM)
- Registers for data trace, watchpoint generation, and watchpoint trigger
- All features controllable and configurable via the JTAG port

39.8.3 External signal description

39.8.3.1 Rules for output messages

The NXSS module observes the same rules for output messages as the NPC.

39.8.3.2 Auxiliary port arbitration

The NXSS_0 and NXSS_1 modules arbitrate for the shared Nexus port. This arbitration is handled by the NPC and is based on prioritized requests from the NXSS_0, NXSS_1, and the other Nexus clients sharing the port.

39.8.4 NXSS_0 and NXSS_1 programmers model

This section describes the programmers model. Nexus registers are accessed using the JTAG port in compliance with IEEE 1149.1.

Table 39-20. NXSS_0 and NXSS_1 register map

Register	Nexus access opcode	Read/Write	Read address	Write address
Client Select Control (CSC) ¹	0x1	R	0x02	—
Port Configuration Register (PCR) ¹	Refer to NPC	R/W	—	—
Development Control 1 (DC1_n)	0x2	R/W	0x04	0x05
Development Control 2 (DC2_n)	0x3	R/W	0x05	0x06
Watchpoint Trigger (WT_n)	0xB	R/W	0x16	0x17
Data Trace Control (DTC_n)	0xD	R/W	0x1A	0x1B
Data Trace Start Address 1 (DTSA1_n)	0xE	R/W	0x1C	0x1D
Data Trace Start Address 2 (DTSA2_n)	0xF	R/W	0x1E	0x1F
Data Trace End Address 1 (DTEA1_n)	0x12	R/W	0x24	0x25
Data Trace End Address 2 (DTEA2_n)	0x13	R/W	0x26	0x27
Breakpoint/Watchpoint Control Register 1 (BWC1_n)	0x16	R/W	0x2C	0x2D
Breakpoint/Watchpoint Control Register 2 (BWC2_n)	0x17	R/W	0x2E	0x2F
Breakpoint/Watchpoint Address Register 1 (BWA1_n)	0x1E	R/W	0x3C	0x3D
Breakpoint/Watchpoint Address Register 2 (BWA2_n)	0x1F	R/W	0x3E	0x3F
Reserved	0x20–0x3F	—	0x40–0x7E	0x41–0x7F

NOTES:

¹ The CSC and PCR registers are shown in this table as part of the Nexus programmer's model. They are only present at the top level Nexus3 controller (NPC), not in NXSS_0 or NXSS_1 module. The device's CSC register is readable through Nexus3; the PCR is shown for reference only.

39.8.4.1 Development Control Registers (DC1 and DC2)

The Development Control Registers (DC1 and DC2) control the basic development features of the NXSS_0 and NXSS_1 modules.




Figure 39-17. Development Control Register 1 (DC1)

Table 39-21. DC1 field description

Field	Description
31 OPC ¹	Output port mode control. 0 Reduced port mode configuration 1 Full port mode configuration
28–27 EOC	$\overline{\text{EVTO}}$ control. 00 $\overline{\text{EVTO}}$ upon occurrence of watchpoint (internal or external) 01 $\overline{\text{EVTO}}$ upon entry into system-level debug mode 1X Reserved
24 WEN	Watchpoint trace enable. 0 Watchpoint messaging disabled 1 Watchpoint messaging enabled.
4–3 EIC	$\overline{\text{EVTI}}$ control. 00 $\overline{\text{EVTI}}$ for synchronization (Data Trace) 01 Reserved 10 $\overline{\text{EVTI}}$ disabled for this module 11 Reserved
2–0 TM	Trace mode. 000 No Trace 1XX Reserved X1X Data trace enabled XX1 Reserved

NOTES:

¹ The output port mode control bit (OPC) is shown for clarity. This function is controlled globally by the NPC port control register (PCR).




Figure 39-18. Development Control Register 2 (DC2)

Table 39-22. DC2 field description

Field	Description
31–24 EWC ¹	$\overline{\text{EVTO}}$ Watchpoint Configuration 00000000 = No watchpoints trigger $\overline{\text{EVTO}}$ 1XXXXXXXX = Reserved X1XXXXXXXX = Reserved XX1XXXXXX = Reserved XXX1XXXXX = Reserved XXXX1XXX = Internal watchpoint #1 triggers $\overline{\text{EVTO}}$ XXXXX1XX = Internal watchpoint #2 triggers $\overline{\text{EVTO}}$ XXXXXX1X = Reserved XXXXXXX1 = Reserved

NOTES:

¹ The EOC bits in DC1 must be programmed to trigger $\overline{\text{EVTO}}$ on watchpoint occurrence for the EWC bits to have any effect.

39.8.4.2 Watchpoint Trigger Register (WT)

The Watchpoint Trigger Register (WT) allows the watchpoints defined internally to the NXSS_0 and NXSS_1 modules to trigger actions. These watchpoints can control data trace enable and disable. The WT bits can be used to produce an address related window for triggering trace messages.




Figure 39-19. Watchpoint Trigger Register (WT)

Table 39-23. WT field description

Field	Description
25–23 DTS	Data trace start control. 000 Trigger disabled 001–100 Reserved 101 Use internal watchpoint #1 (BWA1 register) 110 Use internal watchpoint #2 (BWA2 register) 111 Reserved
22–20 DTE	Data trace end control 000 Trigger disabled 001–100 Reserved 101 Use internal watchpoint #1 (BWA1 register) 110 Use internal watchpoint #2 (BWA2 register) 111 Reserved

NOTE

The WT bits only enable data trace if the TM bits within the Development Control register (DC) have not already been set to enable data trace.

39.8.4.3 Data Trace Control Register (DTC)

The Data Trace Control Register (DTC) controls whether DTM Messages are restricted to reads, writes or both for a user programmable address range. There are two data trace channels controlled by the DTC for the NXSS_0 and NXSS_1 modules.




Figure 39-20. Data Trace Control Register (DTC)

Table 39-24. DTC field description

Bit	Description
31–30 RWT1	Read/write trace 1 00 No trace messages generated X1 Enable data read trace 1X Enable data write trace
29–28 RWT2	Read/write trace 2 00 No trace messages generated X1 Enable data read trace 1X Enable data write trace

Table 39-24. DTC field description (continued)

Bit	Description
19–16 AMID	<p>AHB Master ID Select</p> <p>This field selects which crossbar master has its accesses to the SRAM traced. Only one master can have its accesses to the SRAM traced at a time.</p> <p>Lock-Step Mode Decoding</p> <ul style="list-style-type: none"> 0000 Core_0 / Core_1 0001 Reserved 0010 DMA_0 / DMA_1 0011 FlexRay 0100 Ethernet 0101 PDI 0110 Reserved 0111 Reserved 1000 Nexus Core_0 / Nexus Core_1 1001–1111 Reserved <p>Decoupled Parallel Mode Decoding</p> <ul style="list-style-type: none"> 0000 Core_0 0001 Core_1 0010 DMA_0 0011 FlexRay 0100 Ethernet 0101 PDI 0110 DMA 1 0111 Reserved 1000 Nexus Core_0 1001 Nexus Core_1 1010–1111 Reserved
15–12 NSID	<p>Nexus Source ID</p> <p>This field defines the Nexus Source ID that will be used in the Nexus trace messages. This should be set by tools to:</p> <p>Lock-Step Mode Decoding</p> <ul style="list-style-type: none"> 0000–1100 Reserved 1101 NXSS_0 / NXSS_1 1110–1111 Reserved <p>Decoupled Parallel Mode Decoding</p> <ul style="list-style-type: none"> 0000-1100 Reserved 1101 NXSS_0 1110 NXSS_1 1111 Reserved <p>Note: The tool is free to set this bitfield to any value.</p>
7 RC1	<p>Range control 1</p> <ul style="list-style-type: none"> 0 Condition trace on address within range (endpoints inclusive) 1 Condition trace on address outside of range (endpoints exclusive)
6 RC2	<p>Range control 2</p> <ul style="list-style-type: none"> 0 Condition trace on address within range (endpoints inclusive) 1 Condition trace on address outside of range (endpoints exclusive)

39.8.4.4 Data Trace Start Address Registers 1 and 2 (DTSA1 and DTSA2)

The Data Trace Start Address Registers 1 and 2 (DTSA1 and DTSA2) define the start addresses for each trace channel.




Figure 39-21. Data Trace Start Address Registers (DTSA1, DTSA2)

39.8.4.5 Data Trace End Address Registers 1 and 2 (DTEA1 and DTEA2)

The Data Trace End Address Registers 1 and 2 (DTEA1 and DTEA2) define the end addresses for each trace channel.




Figure 39-22. Data Trace End Address Registers (DTEA1, DTEA2)

Table 39-25 illustrates the range that is selected for data trace for various cases of DTSA being less than, greater than, or equal to DTEA.

Table 39-25. Data Trace Address range options

Programmed values	Range Control bit value	Range selected
$DTSA \leq DTEA$	0	$DTSA \rightarrow \leftarrow DTEA$
$DTSA \leq DTEA$	1	$\leftarrow DTSA \ DTEA \rightarrow$
$DTSA > DTEA$	—	Invalid range, no trace

NOTE

DTSA must be less than or equal to DTEA to guarantee correct data write/read traces. When the range control bit is 0 (internal range), accesses to DTSA and DTEA addresses are traced. When the range control bit is 1 (external range), accesses to DTSA and DTEA are not traced.

39.8.4.6 Breakpoint / Watchpoint Control Register 1 (BWC1)

The Breakpoint / Watchpoint Control Register 1 (BWC1) controls attributes for generation of NXSS_0 and NXSS_1 watchpoint number 1.




Figure 39-23. Break / Watchpoint Control Register 1 (BWC1)

Table 39-26. BWC1 field description

Field	Description
31–30 BWE1	Breakpoint/watchpoint #1 enable 00 Internal Nexus watchpoint #1 disabled 01–10 Reserved 11 Internal Nexus watchpoint #1 enabled
29–28 BRW1	Breakpoint/watchpoint #1 read/write select 00 Watchpoint #1 hit on read accesses 01 Watchpoint #1 hit on write accesses 10 Watchpoint #1 on read or write accesses 11 Reserved
17–16 BWR1	Breakpoint/watchpoint #1 register compare 00 No register compare (same as BWC1[31:30] = 2'b00) 01 Reserved 10 Compare with BWA1 value 11 Reserved
15 BWT1	Breakpoint/watchpoint #1 type 0 Reserved 1 Watchpoint #1 on data accesses

39.8.4.7 Breakpoint / Watchpoint Control Register 2 (BWC2)

The Breakpoint / Watchpoint Control Register 2 (BWC2) controls attributes for generation of NXSS_0 and NXSS_1 watchpoint number 2.




Figure 39-24. Break / Watchpoint Control Register 2 (BWC2)

Table 39-27. BWC2 field description

Field	Description
31–30 BWE2	Breakpoint/watchpoint #2 enable 00 Internal Nexus watchpoint #2 disabled 01–10 Reserved 11 Internal Nexus watchpoint #2 enabled
29–28 BRW2	Breakpoint/watchpoint #2 read/write select 00 Watchpoint #2 hit on read accesses 01 Watchpoint #2 hit on write accesses 10 Watchpoint #2 on read or write accesses 11 Reserved
17–16 BWR2	Breakpoint/watchpoint #2 register compare 00 No register compare (same as BWC1[31:30] = 2'b00) 01 Reserved 10 Compare with BWA2 value 11 Reserved
15 BWT2	Breakpoint/watchpoint #2 Type 0 Reserved 1 Watchpoint #2 on data accesses

39.8.4.8 Breakpoint/Watchpoint Address Registers 1 and 2 (BWA1 and BWA2)

The breakpoint/watchpoint address registers are compared with bus addresses to generate internal watchpoints.




Figure 39-25. Breakpoint / Watchpoint Address Registers (BWA1, BWA2)

39.8.4.9 Unimplemented registers

Unimplemented registers are those with client select and index value combinations other than those listed in [Table 39-20](#). For unimplemented registers, the NXSS_0 and NXSS_1 modules drive TDO to 0 during the “SHIFT-DR” state. It also transmits an error message with the invalid access opcode encoding.

39.8.5 Functional description

39.8.5.1 TCODEs supported by NXSS_0 and NXSS_1

The NXSS_0 and NXSS_1 pins allow for flexible transfer operations via public messages. A TCODE defines the transfer format, the number and/or size of the packets to be transferred, and the purpose of each packet. The IEEE-ISTO 5001-2003 standard defines a set of public messages. The NXSS_0 and NXSS_1 modules support the public TCODEs as shown in [Table 39-28](#).

Table 39-28. Public TCODEs supported

Message name	Packet size bits		Packet name	Packet type	Packet description
	Min.	Max.			
Data Trace - Data Write Message	6	6	TCODE	Fixed	TCODE number = 5
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	3	3	DSZ	Fixed	Data size (refer to Table 39-30)
	1	32	U-ADDR	Variable	Unique portion of the data write value
	1	64	DATA	Variable	Data write value
Data Trace - Data Read Message	6	6	TCODE	Fixed	TCODE number = 6
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	3	3	DSZ	Fixed	Data size (refer to Table 39-30)
	1	32	U-ADDR	Variable	Unique portion of the data read value
	1	64	DATA	Variable	Data read value
Error Message	6	6	TCODE	Fixed	TCODE number = 8
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	5	5	ECODE	Fixed	Error code (refer to Table 39-29)
Data Trace - Data Write Message w/ Sync	6	6	TCODE	Fixed	TCODE number = 13 (0xD)
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	3	3	DSZ	Fixed	Data size (refer to Table 39-30)
	1	32	F-ADDR	Variable	Full access address (leading zero (0) truncated)
	1	64	DATA	Variable	Data write value
Data Trace - Data Read Message w/ Sync	6	6	TCODE	Fixed	TCODE number = 14 (0xE)
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	3	3	DSZ	Fixed	Data size (refer to Table 39-30)
	1	32	F-ADDR	Variable	Full access address (leading zero (0) truncated)
	1	64	DATA	Variable	Data read value
Watchpoint Message	6	6	TCODE	Fixed	TCODE number = 15 (0xF)
	4	4	SRC	Fixed	Source processor identifier (multiple Nexus configuration)
	4	4	WPHIT	Fixed	Number indicating watchpoint sources

Table 39-29. Error Code (ECODE) encoding (TCODE = 8)

Error Code (ECODE)	Description
00000	Reserved
00001	Reserved
00010	Data Trace overrun
00011	Reserved
00100	Reserved
00101	Invalid access opcode (Nexus Register unimplemented)
00110	Watchpoint overrun
00111	Reserved
01000	Data Trace and Watchpoint overrun
01001–11111	Reserved

Table 39-30. Data Trace Size (DSZ) encodings (TCODE = 5, 6, 13, 14)

DTM Size Encoding	Transfer Size
000	Byte
001	Halfword (two bytes)
010	Word (four bytes)
011	Doubleword (eight bytes)
100–111	Reserved

39.8.5.2 Data Trace

This section deals with the data trace mechanism supported by the NXSS_0 and NXSS_1 modules. Data trace is implemented via data write messaging (DWM) and data read messaging (DRM).

39.8.5.3 Data Trace Messaging (DTM)

NXSS_0 and NXSS_1 data trace messaging is accomplished by snooping the NXSS_0 and NXSS_1 data bus, and storing the information for qualifying accesses (based on enabled features and matching AHB Master ID and target addresses). The NXSS module traces all data access that meet the selected range and attributes.

39.8.5.4 DTM message formats

The NXSS module supports five types of DTM Messages — data write, data read, data write synchronization, data read synchronization, and error messages.

39.8.5.4.1 Data Write and Data Read messages

The data write and data read messages contain the data write/read value and the address of the write/read access, relative to the previous data trace message. Data write message and data read message information is messaged out in the following format:




Figure 39-26. Data Write/Read message format

39.8.5.4.2 DTM Overflow Error messages

An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards incoming messages until it has completely emptied the queue. After it is emptied, an error message is queued. The error encoding indicates which types of messages attempted to be queued while the FIFO was being emptied.

If only a data trace message attempts to enter the queue while it is being emptied, the error message incorporates the data trace only error encoding (00010). If a watchpoint also attempts to be queued while the FIFO is being emptied, then the error message incorporates error encoding (01000).

Error information is messaged out in the following format:




Figure 39-27. Error message format

39.8.5.4.3 Data Trace Synchronization messages

A data trace write/read w/ sync. message is messaged via the auxiliary port (provided data trace is enabled) for the following conditions (refer to Table 39-31):

- Initial data trace message upon exit from system reset or whenever data trace is enabled is a synchronization message.
- Upon returning from debug mode, the first data trace message is a synchronization message.
- After occurrence of queue overrun (can be caused by any trace message), the first data trace message is a synchronization message.
- After the periodic data trace counter has expired indicating 255 *without-sync* data trace messages have occurred since the last *with-sync* message occurred.
- Upon assertion of the Event In ($\overline{\text{EVTI}}$) pin, the first data trace message is a synchronization message if the EIC bits of the DC register have enabled this feature.

- Upon data trace write/read after the previous DTM message was lost due to an attempted access to a secure memory location.
- Upon data trace write/read after the previous DTM message was lost due to a collision entering the FIFO between the DTM message and any of the following: error message, or watchpoint message.

Data trace synchronization messages provide the full address (without leading zeros) and ensure that development tools fully synchronize with data trace regularly. Synchronization messages provide a reference address for subsequent DTMs, in which only the unique portion of the data trace address is transmitted. The format for data trace write/read w/ sync. messages is as follows:




Figure 39-28. Data Write/Read w/ sync message format

Exception conditions that result in data trace synchronization are summarized in [Table 39-31](#).

Table 39-31. Data Trace exception summary

Exception condition	Exception handling
System Reset Negation	At the negation of JTAG reset (JCOMP), queue pointers, counters, state machines, and registers within the NXSS_0 and NXSS_1 module are reset. If data trace is enabled, the first data trace message is a data write/read w/ sync. message.
Data Trace Enabled	The first data trace message (after data trace has been enabled) is a synchronization message.
Exit from Debug	Upon exit from debug mode the next data trace message is converted to a data write/read w/ sync. message.
Queue Overrun	An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards messages until it has completely emptied the queue. After it is emptied, an error message is queued. The error encoding indicates the types of messages that attempted to be queued while the FIFO was being emptied. The next DTM message in the queue is a data write/read w/ sync. message.
Periodic Data Trace Synchronization	A forced synchronization occurs periodically after 255 data trace messages have been queued. A data write/read w/ sync. message is queued. The periodic data trace message counter then resets.
Event In	If the Nexus module is enabled, an $\overline{\text{EVTI}}$ assertion initiates a data trace write/read w/ sync. message upon the next data write/read (if data trace is enabled and the EIC bits of the DC register have enabled this feature).

Table 39-31. Data Trace exception summary (continued)

Exception condition	Exception handling
Attempted Access to Secure Memory	Any attempted read or write to secure memory locations temporarily disable data trace and cause the corresponding DTM to be lost. A subsequent read/write queues a data trace read/write with sync. message.
Collision Priority	All messages have the following priority: Error → WPM → DTM. A DTM message which attempts to enter the queue at the same time as an error message, or watchpoint message is lost. A subsequent read/write queues a data trace read/write with sync. message.

39.8.5.5 DTM Operation

39.8.5.5.1 Enabling Data Trace Messaging

Data trace messaging can be enabled in one of two ways.

- Setting the DC1[TM] field to enable data trace
- Using the WT[DTS] field to enable data trace on watchpoint hits

39.8.5.5.2 DTM queueing

NXSS_0 and NXSS_1 implement a programmable depth queue for queuing all messages. Messages that enter the queue are transmitted via the auxiliary pins in the order in which they are queued.

NOTE

If multiple trace messages must be queued at the same time, watchpoint messages have the highest priority (WPM → DTM).

39.8.5.5.3 Relative addressing

The relative address feature is compliant with IEEE-ISTO Nexus 5001-2003 and is designed to reduce the number of bits transmitted for addresses of data trace messages.

39.8.5.5.4 Data Trace windowing

Data write/read messages are enabled via the RWT1(2) field in the data trace control register (DTC) for each DTM channel. Data trace windowing is achieved via the address range defined by the DTEA and DTSA registers and by the RC1(2) field in the DTC. All read/write accesses by the selected AHB Master ID (See DTC register for more details) that fall inside or outside these address ranges, as programmed, are candidates to be traced.

39.8.6 Watchpoint support

The NXSS_0 and NXSS_1 module provides watchpoint messaging via the auxiliary pins, as defined by IEEE-ISTO 5001-2003.

Watchpoint messages can be generated using the NXSS_0 and NXSS_1 defined internal watchpoints.

39.8.6.1 Watchpoint messaging

Enabling watchpoint messaging is accomplished by setting the watchpoint messaging enable bit, DC1[WEN]. Using the BWC1 and BWC2 registers, two independently controlled internal watchpoints can be initialized. When the selected AHB Master ID address matches on BWA1 or BWA2, a watchpoint message is transmitted.

The Nexus module provides watchpoint messaging using the TCODE. When either of the two possible watchpoint sources asserts, a message is sent to the queue to be messaged out. This message indicates the watchpoint number.




Figure 39-29. Watchpoint message format

Table 39-32. Watchpoint Source description (WPHIT field descriptor)

Watchpoint source (4 bits)	Watchpoint Description
XXX1	Reserved
XX1X	Reserved
X1XX	Internal Watchpoint #1 (BWA1 match)
1XXX	Internal Watchpoint #2 (BWA2 match)

39.8.6.2 Watchpoint error message

An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards messages until it has completely emptied the queue. After it is emptied, an error message is queued. The error encoding indicates which types of messages attempted to be queued while the FIFO was being emptied.

If only a watchpoint message attempts to enter the queue while it is being emptied, the error message incorporates the watchpoint only error encoding (00110). If a data trace message also attempts to enter the queue while it is being emptied, the error message incorporates error encoding (01000).

Error information is messaged out in the following format (refer to [Figure 39-30](#)).




Figure 39-30. Error message format

Chapter 40

Oscillators

This chapter describes the following modules on this device:

- Internal RC oscillator (IRCOSC)
- External oscillator (XOSC)

40.1 XOSC External Oscillator

The external crystal oscillator (XOSC) works in the range of 4–40 MHz.

The XOSC digital interface contains control and status registers accessible to applications.

Main features are:

- Oscillator clock available interrupt
- Oscillator bypass mode

40.1.1 Functional description

The crystal oscillator circuit includes an internal oscillator driver and an external crystal circuitry. It provides an output clock that can be provided to PLL or used as a reference clock to specific modules depending on system needs.

The crystal oscillator can be controlled by the MC_ME module. The XOSCON bit in the ME_<mode>_MC registers controls the power-down of oscillator based on the current device mode, while the S_XOSC bit in the ME_GS register (see [Section 35.3.2.1, Global Status Register \(ME_GS\)](#)) provides the oscillator clock available status.

After system reset, the oscillator is powered down, and software must enable the oscillator when required. Whenever the crystal oscillator is switched on from the off state, the OSCCNT counter starts. When it reaches the value of EOCV[7:0] × 512, the oscillator clock becomes available to the system. Also an interrupt pending bit I_OSC of OSC_CTL register is set. An interrupt is generated if the interrupt mask bit M_OSC is set.

The oscillator circuit can be bypassed by setting OSC_CTL[OSCBYP]. This bit can only be set by the software. System reset is needed to clear this bit. In this bypass mode, the output clock has the same polarity as the external clock applied on the XTALOUT pin and the oscillator status is forced to '1'. The bypass configuration is independent of the power-down mode of the oscillator.

[Table 40-1](#) shows the truth table of different configurations of oscillator.

Table 40-1. Truth table of crystal oscillator

ENABLE	BYP	XTALIN	XTALOUT	CK_OSCM	OSC MODE
0	0	No crystal, High-impedance	No crystal, High-impedance	0	Power down
x	1	x	Ext clock	XTALOUT	Bypass, OSC Disabled
1	0	Crystal	Crystal	XTALOUT	Normal, OSC Enabled
		Ground	Ext clock	XTALOUT	Normal, OSC Enabled

40.2 IRCOSC 16 MHz Internal RC Oscillator

The RC oscillator has a nominal frequency of 16 MHz. The major features of the oscillator are:

- Glitch-free oscillation
- 6-bit trimming

The value of resistor is trimmed back using trim RCTRIM[5:0] of the RC_CTL register, so that the output clock frequency is never out of $\pm 1\%$ of 16 MHz over the process. After the oscillator is trimmed within this range using Trim Bits, the variation over the voltage and temperature is $\pm 5\%$.

After power on reset, the trimming bits are provided by the flash options.

40.2.1 Register description

The Oscillator module registers are writable only in Supervisor mode.

Table 40-2. Oscillators memory map

Offset from MC_CGM_BASE (0xC3FE_0000)	Register	Access ¹	Reset Value	Location
0x0000	Crystal Oscillator Control Register (OSC_CTL)	R/W	0x0080_0000	on page 40-3
0x0004–0x005F	Reserved			
0x0060	RC Control Register (RC_CTL)	R/W	0x0000_0000	on page 40-4
0x0064–0xFFFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

40.2.1.1 Crystal Oscillator Control Register (OSC_CTL)

Address: Base + 0x0000

Access: Supervisor read/write, User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OSC BYP		0	0	0	0	0	0	EOCV							
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M_ OSC	0	0	0	0	0	0	0	I_ OSC	0	0	0	0	0	0	0
W										w1c						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-1. Crystal Oscillator Control Register (OSC_CTL)

Table 40-3. OSC_CTL field descriptions

Field	Description
OSCBYP	Crystal Oscillator bypass This bit specifies whether the oscillator should be bypassed or not. Software can only set this bit. System reset is needed to clear this bit. 0 Oscillator output is used as root clock. 1 XTALOUT is used as root clock.
EOCV[7:0]	End of Count Value These bits specify the end of count value to be used for comparison by the oscillator stabilization counter OSCCNT after reset or whenever it is switched on from the off state. This counting period ensures that the external oscillator clock signal is stable before it can be selected by the system. When the oscillator counter reaches the value EOCV[7:0] × 512, the oscillator available interrupt request is generated. The OSCCNT counter is kept under reset if oscillator bypass mode is selected.
M_OSC	Crystal oscillator clock interrupt mask 0 Crystal oscillator clock interrupt is masked. 1 Crystal oscillator clock interrupt is enabled.
I_OSC	Crystal oscillator clock interrupt This bit is set by hardware when OSCCNT counter reaches the count value EOCV[7:0] × 512. It is cleared by software by writing '1'. 0 No oscillator clock interrupt occurred. 1 Oscillator clock interrupt pending.

40.2.1.2 RC Control Register (RC_CTL)

Address: Base + 0x0060

Access: Supervisor read/write, User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	RCTRIM					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-2. RC Control Register (RC_CTL)

Table 40-4. RC_CTL field descriptions

Field	Description
RCTRIM[5:0]	<p>Main RC trimming bits.</p> <p>This field corresponds (via two's complement) to a trim factor of -16 to $+15$.</p> <p>A $+1$ change in RCTRIM decreases the current frequency by Δ_{RCTRIM} (see the device data sheet).</p> <p>A -1 change in RCTRIM increases the current frequency by Δ_{RCTRIM} (see the device data sheet).</p>

Chapter 41

Parallel Digital Interface (PDI)

41.1 Introduction

41.1.1 Overview

The Parallel Digital Interface (PDI) block provides an interface to high speed external parallel devices such as analog-to-digital converters (ADCs) and image sensors. The PDI is conceived to move external parallel data into system memory or external DRAM with minimum intervention from the host processor.

Figure 41-1 shows the PDI block diagram.




Figure 41-1. PDI block diagram

The PDI supports up to 16 bits of parallel data. Data is latched on either the positive or negative edge of the Sensor Clock In. For image sensors the Sensor Clock In signal is referred to as the Pixel Clock. The Sensor Clock domain is asynchronous to the System Clock domain in the MCU. There is no phase relationship between these two clocks and hence data needs to be synchronized between the clock domains.

The Interface Block uses a partial handshake synchronization scheme. An artifact of this synchronization scheme is that multiple samples are collected or packed and held constant while a request signal is synchronized from the Sensor Clock Domain to the System Clock domain. This synchronized request signal is used as an enable to sample the data in the System Clock domain while the data is held stable in the Sensor Clock domain. The packed samples are then stored directly into the FIFO. Once the FIFO has been filled with 32 bytes of data, the PDI automatically initiates a 32-byte burst transfer to offload the data to the desired target memory location. Once the transfer of 32 bytes is complete, the PDI sends a Data

Transfer Complete signal, which can be used to count the amount of data transferred to memory and to subsequently trigger an IRQ or DMA request to trigger further data processing.

41.1.2 Features

The PDI is designed to interface with an external ADC or image sensor.

41.1.2.1 Features applicable when interfacing to both types of peripherals

- Data capture on both the rising or falling edge of the sensor clock
- Receive FIFO with 32 elements of 64 bits for a total of 256 bytes
- Internal DMA engine to transfer data from FIFO to system memory or external DRAM
- Data Transfer Complete signal - indicating successful transfer of 32 bytes of FIFO data to target memory location
- DMA Done interrupt indicates the successful transfer of Destination Buffer data
- Priority elevation signal - intended for use with multi-port DRAM Controller, where latencies can be very high and PDI access priority may need to be elevated
- Interface data width is configurable for 8, 10, 12, 14, and 16 bits. Data widths 10, 12, or 14 bits can be right- or left-aligned and padded with zeros to make up 16 bits
- Supports sensor clock speeds of up to the MCU System Clock frequency

41.1.2.2 Additional features applicable when interfacing to ADCs

- Programmable mux select control sequence to support multiplexing of multiple sensor channels

41.1.2.3 Additional features applicable when interfacing to image sensors

- Support for aspect ratio up to 65535×4096
- Programmable PDI active frame to capture a subregion of an image frame
- Basic frame control through Frame-Valid and Line-Valid signals
- Host processor synchronization with frame data by Line Complete and Frame Complete interrupts
- Support for monochrome and color image sensors
- Option to discard every second frame (when double exposure used) by either discarding every second frame or every second pixel, depending on image sensor double exposure transmission format

41.1.3 Modes of operation

The PDI has three modes of operation:

- ADC mode
- Image Sensor mode
- Test Mode

The ADC and Image Sensor modes refers to modes that interface to different external sensors. The Test Mode generates image sensor data streams internal to the PDI without any external image sensor connected.

41.1.3.1 ADC Mode

The PDI interfaces to external high speed parallel ADCs. The PDI has an ADC Sensor Channel Select signal that allows the PDI to control the selection of data from multiple sensor channels. One configuration involves an analog multiplexer whose output drives a single high speed ADC as shown in [Figure 41-2](#). Analog sensor signals are converted to digital values by the ADC. The analog multiplexer controls which sensor channel data is converted by the ADC through digital select pins that are driven by the PDI's ADC Sensor Channel Select signal. The ADC Sensor Channel Select is a three-pin bus that allows up to 8 sensors to be multiplexed. The ADC Sensor Channel Select can change on every sensor clock and its sequence is programmable. A start and end channel can be defined. When enabled, the ADC Sensor Channel starts from the start channel encoding and linearly increases until the end channel state, and loops back to the start channel. See [Figure 41-2](#).

The ADC Sensor Data can be sampled by the PDI from either the positive edge or the negative edge of Sensor Clock In. When the start channel and end channel are equal, the ADC Sensor Channel Select outputs a constant channel encoding. By reprogramming the start and end channels, a new channel can be selected. This is useful when the user wants to sample a large number of samples from each channel instead of sequentially switching the channels at every sensor clock edge.

In ADC mode the PDI latches ADC Sensor Data if both the Line-Valid signal is asserted and if a programmable number of sensor clocks, ADCVALIDDELAY has elapsed after the first valid start channel encoding has been driven out by the PDI on the ADC Sensor Channel Select pins, see [Section 41.4.1.1, ADC mode](#).

Line-Valid is sampled with the ADC Sensor Data and so it must be asserted before the active sensor clock in edge, see [Figure 41-16](#). The polarity of Line-Valid is programmable.

Programming the ADCVALIDDELAY value to zero causes the PDI to latch data solely based on the state of Line-Valid.




Figure 41-2. External ADC configuration with analog multiplexer

41.1.3.2 Image Sensor Mode

The PDI supports both monochrome and color image sensors. The image sensor continuously capture frames. Each frame consists of an array of pixels. For monochrome image sensors each pixel is represent by a single value or sample representing the degree of luminance. There are many different formats to represent color pixel information. The most common formats include RGB444 and YUV444, both of which require three values or samples to represent each pixel. RGB444 is where the first sample represents the Red color plane, the second sample represents the Green color plane and the third sample represents the Blue color plane. YUV444 format is where the first sample represent the luminance and the second and third samples represents the chrominance. Therefore for these common color pixel formats it takes three separate sample transfers from the image sensor for each pixel.

As shown in [Figure 41-3](#), the clock source for the image sensor is generated externally. This external clock source is connected to the image sensor. The Pixel Clock, which is connected to the Sensor Clock In pin, is an output clock from the image sensor and an input pin to the PDI. The Sensor Data is framed around the Pixel Clock. Data can be captured on the either the positive or negative Pixel Clock edge.

Each frame is scanned from the top line to the bottom line. Each line is scanned from the left most pixel to the right most pixel. Image sensors have blanking columns and lines that contain invalid data. Two control signals are used to signify that data from the image sensor is valid. Frame-Valid is asserted when a line contains valid data. Line-Valid is asserted when a pixel on a given line contains valid data.

When both **Frame-Valid** and **Line-Valid** are asserted, data from the image sensor is valid. The polarity of Frame-Valid and Line-Valid is programmable.

The PDI allows a smaller window, PDI Active Frame from within the valid image sensor frame to be targeted for capture. This allows a region of interest to be captured from within the larger image sensor frame. See [Figure 41-19](#). This PDI Active Frame is programmable.




Figure 41-3. Image sensor

41.1.3.3 Test Mode

The PDI has a Test Mode where a data stream representing color image RGB444 data or a monochrome image can be generated without the need to connect an external sensor.

41.2 External signal description

Table 41-1 shows which of the PDI signals needs to be connected to I/O pads.

Table 41-1. External PDI signals

Name	Function	I/O
Sensor Data	Sensor Data 16-bit width	Input
ADC Sensor Channel Select	In image sensor mode, this signal is not used. In ADC mode, this signal is an output and is a 3-bit bus that controls which analog sensor channel is to be selected at the input of the ADC	Output
Frame-Valid	In image sensor mode, this signal is an input and is the frame valid control signal In ADC mode, this signal is not used	Input
Line-Valid	In image sensor mode, this signal is an input and is the line valid frame control signal In ADC mode, this signal is an input and is signifies that the ADC sensor data is valid.	Input
Sensor Clock In	This is the sensor clock in. No matter if the clock to the sensor is generated internally in the MCU or externally, the sensor clock In is always used to provide the sensor clock to the PDI	Input

41.2.1 Detailed signal descriptions

41.2.1.1 Sensor Clock In

As shown in [Figure 41-2](#) and [Figure 41-3](#), the Sensor Clock In Pin is the clock that the frames the Sensor Data. In the case of the CMOS image sensors this is also commonly referred to as the Pixel Clock.

41.2.1.2 ADC Sensor Channel Select[2:0]

This three pin output signal provides a digital select signal to chose a particular analog sensor channel in an ADC configuration where multiple analog sensor channels are multiplexed at the input of the ADC, see [Section 41.4.1.1, ADC mode](#).

41.2.1.3 Line-Valid

This input signal is used in both image sensor mode and ADC mode. The polarity of Line-Valid is programmable.

In image sensor mode, Line-Valid is asserted when a valid pixel from within a line is being transferred by the image sensor. The PDI assumes valid data from image sensors when both the Line-Valid and Frame-Valid is asserted. For image sensors that have only a Line-Valid signal, the Frame-Valid signal must be pulled up or down to the active state.

In ADC mode, Line-Valid signifies that the data from the ADC is valid.

The internal ADCVALIDDELAY can be disabled by programming a ADCVALIDDELAY value equal to zero.

In both the image sensor mode and ADC mode, Line-Valid is asserted along with the sensor data.

41.2.1.4 Frame-Valid

This input signal is only valid in image sensor mode. The polarity of Frame-Valid is programmable. Frame-Valid is asserted when current line that an image sensor is transferring contains valid data.

Image sensor data is valid when both Frame-Valid and Line-Valid is asserted.

41.2.1.5 Sensor Data[15:0]

The PDI supports up to 16 bits of input data from external sensors. This signal is valid in both image sensor and ADC mode. It is not used in Test Mode.

Sensors with data widths that are less than 16 bits must connect only the relevant data bits to the lower bits of the data bus as shown in [Table 41-2](#).

Table 41-2. Sensor data connections

Sensor	Sensor Data Connection
8-bit Sensor	Sensor Data[7:0]
10-bit Sensor	Sensor Data[9:0]
12-bit Sensor	Sensor Data[11:0]
14-bit Sensor	Sensor Data[13:0]
16-bit Sensor	Sensor Data[15:0]

41.3 Memory map and register description

Table 41-3. PDI memory map

Offset from PDI_BASE (0xC3E4_0000)	Register	Access ¹	Reset Value ²	Section/Page
0x0000	PDI Module Configuration Register (PDIMCR)	R/W	0x0000_1004	on page 41-7
0x0004	PDI ADC Configuration Register (PDIADCCR)	R/W	0x0000_0000	on page 41-9
0x0008	PDI Status Register (PDISR)	R/W	0x4000_0000	on page 41-10
0x000C	PDI Interrupt Enable (PDIINTER)	R/W	0x0000_0000	on page 41-12
0x0010	PDI Active Frame Origin Register (PDIAFOR)	R/W	0x0000_0000	on page 41-13
0x0014	PDI Active Frame Size Register (PDIAFSR)	R/W	0x0000_0000	on page 41-14
0x0018	PDI DMA Base Address Register (PDIDMABAR)	R/W	0x0000_0000	on page 41-15
0x001C	PDI DMA Address Status Register (PDIDMAASR)	R	0x0000_0000	on page 41-16
0x0020	PDI DMA Size (PDIDMASR)	R/W	0x0000_0000	on page 41-16
0x0024	PDI Test 1 Register (PDIT1R)	R/W	0x0000_0000	on page 41-17
0x0028	PDI Test 2 Register (PDIT2R)	R/W	0x0000_0000	on page 41-18
0x002C–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

41.3.1 Register descriptions

Only 32-bit register reads and writes are supported and transactions are at zero wait state.

41.3.1.1 PDI Module Configuration Register (PDIMCR)

Address: Base + 0x0000												Access: User read/write				
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MODE		DAL	DEN	DMA EN	DMA CON	DBIN		WIDTH			SCK E	FVP	LVP	INVD	
W	MODE		DAL	DEN	DMA EN	DMA CON	DBIN		WIDTH			SCK E	FVP	LVP	INVD	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FIFO RST	0	BE	PBS	0	0	0	0	0	0	0	0	0	FIFOHIPRIOTRIG		
W	FIFO RST	0	BE	PBS	0	0	0	0	0	0	0	0	0	FIFOHIPRIOTRIG		
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0

Figure 41-4. PDI Configuration Register (PDIMCR)

Table 41-4. PDIMCR field descriptions

Field	Description
MODE	This field specifies the PDI operation mode. 00 Reserved. 01 ADC Mode. 10 Image Sensor Mode. 11 TEST Mode.
DAL	Data Alignment. Determines alignment of 10, 12 or 14 data bits in the 16-bit data word. 0 Right-align data. Data widths 10, 12 or 14 bits are right-aligned and padded with zeros on the MSBs to make up 16 bits. 1 Left-align data. Data widths 10, 12 or 14 bits are left-aligned and padded with zeros on the LSBs to make up 16 bits.
DEN	Data Enable. This field provides a way to disable latching of external sensor data into the PDI even if the external control signals such as Line-Valid or Frame-Valid are asserted. 0 Disable PDI Data Latching. 1 Enable PDI Data Latching.
DMAEN	DMA Enable. This field enables the DMA engine to transfer FIFO data to desired memory location. 0 Disable DMA. 1 Enable DMA. DMA is activated only when DMAEN is 1 and DMA_SIZE of PDIDMASR is not 0. When disabled, no data is transferred from the FIFO, even if there is enough data to trigger a 32-byte transfer. When DMAEN is 0, DMAEN is cleared to 0 by internal logic after DMA done. When DMAEN is 1, DMAEN is always high until software clears it to disable DMA.

Table 41-4. PDIMCR field descriptions (continued)

Field	Description
DMACON	DMA Continue. Indicates to the DMA engine that it should continue after transferring all data to the defined Destination Buffer. When the DMA continues, it re-initialize itself with the base address and size as programmed in the PDIDMABAR and PDIDMASR. 0 Stop after DMA Done. 1 Continue after DMA Done.
DBIN	Data Binning. Option to discard every second frame (when double exposure used) by either discarding every second frame or every second pixel - depending on image sensor double exposure transmission format. This feature is valid for Image Sensor Mode only. 000 No Data Binning. 001 Discard even numbered frames. 010 Discard odd numbered frames. 101 Discard even numbered pixels/samples. 110 Discard odd numbered pixels/samples. Other encodings are reserved.
WIDTH	Specifies the port width of the sensor data. Data widths 10, 12 or 14 bits can be right-or left-justified and padded with zeros (normal data) or ones (inverted data) on the MSBs or padded with zeros on the LSBs to make up 16 bits. 000 8 bits. 001 10 bits. 010 12 bits. 011 14 bits. 100 16 bits. Other encodings are reserved.
SCKE	Sensor Clock Edge. Selects the active sensor clock edge to latch sensor data. 0 Falling edge. 1 Rising edge.
FVP	Frame Valid Polarity. Sets the polarity of the Frame Valid signal. 0 Active low. 1 Active high.
LVP	Line Valid Polarity. Sets the polarity of the Line Valid signal. 0 Active low. 1 Active high.
INVD	Invert the Sensor Data before latching into the PDI. 0 Do not invert data. 1 Invert data.
FIFORST	FIFO Reset. Resets the contents of the FIFO. 0 Do not perform reset. 1 Perform reset. When a 1 is written, the FIFO contents are reset to initial state. User needs to write 0 to enable FIFO.
BE	Big Endian Enable. This bitfield enables/disables big-endianness of a 64-bit wide data. 0 Little-endian. 1 Big-endian.

Table 41-4. PDIMCR field descriptions (continued)

Field	Description
PBS	Pixel Byte Swap. This bitfield enables/disables byte swapping of pixel internal. 0 Byte swapping off. 1 Byte swapping on. This pixel byte swapping field enables byte swapping for packed 10-, 12-, 14-, or 16-bit input data. It has no effect on 8-bit input data.
FIFOHIPRIOTRIG	FIFO High Priority Access Trigger. This bitfield represents the number of elements in the FIFO after which a High Priority Access signal is triggered, to elevate PDI access priority. This feature is intended to be used with Multi-Port DRAM Controller, where latencies can be very high and PDI access priority can be elevated when required. 000 Never Trigger High Priority Access. 001 Trigger High Priority Access at FIFO level 1. 010 Trigger High Priority Access at FIFO level 2. 011 Trigger High Priority Access at FIFO level 3. 100 Trigger High Priority Access at FIFO level 4. 101 Trigger High Priority Access at FIFO level 5. 110 Trigger High Priority Access at FIFO level 6. 111 Trigger High Priority Access at FIFO level 7. The FIFO has 8 × 32-byte levels. When the FIFO fills up to level 1,2,3,4, 5, 6, or 7, a High Priority Access signal is triggered to signal that the FIFO needs to be off-loaded to avoid risk of overflow.

41.3.1.2 PDI ADC Configuration Register (PDIADCCR)

The PDI ADC Configuration Register (PDIADCCR) is only used in ADC mode. This register has no effect in image sensor mode. It programs the sensor channel mux control for the ADC configuration that has multiple analog sensor channels muxed at the input of the ADC. See [Figure 41-2](#).




Figure 41-5. PDI ADC Configuration Register (PDIADCCR)

Table 41-5. PDIADCCR field descriptions

Field	Description
ADCVALIDDELAY	Specifies the number of sensor clock in cycles after the first STARTC encoding is driven on the ADC Sensor Channel Select Pins before the PDI can start latching data. The PDI will not latch data even if Line-Valid is asserted before the number of ADCVALIDDELAY clock cycles has been reached. 8-bit value for up to 255 sensor clock cycles. A value of 0 disables the ADCVALIDDELAY count.

Table 41-5. PDIADCCR field descriptions (continued)

Field	Description
STARTC	Start Channel of ADC Sensor Channel Select Sequence. 000 Sensor channel 0. 001 Sensor channel 1. 010 Sensor channel 2. 011 Sensor channel 3. 100 Sensor channel 4. 101 Sensor channel 5. 110 Sensor channel 6. 111 Sensor channel 7.
ENDC	End Channel. This bitfield signifies the end channel encoding of the ADC Sensor Channel Select sequence. When the ENDC is reached the sequence loops back to the STARTC. The channel encoding loops back to 000 when 111 is reached. 000 Sensor channel 0. 001 Sensor channel 1. 010 Sensor channel 2. 011 Sensor channel 3. 100 Sensor channel 4. 101 Sensor channel 5. 110 Sensor channel 6. 111 Sensor channel 7.

41.3.1.3 PDI Status Register (PDISR)

The PDI Status Register provides status information on the state of the FIFO as well as PDI error and interrupt conditions.

Address: Base + 0x0008

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FF	FE	FO	FU	0	0	0	0	LVS	FVS	LC	FC	0	0	HE	DD
W			w1c	w1c							w1c	w1c			w1c	w1c
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	FIFO_COUNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-6. PDI Status Register (PDISR)

Table 41-6. PDISR field descriptions

Field	Description
FF	FIFO full status. This indicates that the FIFO is completely filled with data. This bit is not sticky. Active high. 0 FIFO is not full. 1 FIFO is full.

Table 41-6. PDISR field descriptions (continued)

Field	Description
FE	FIFO empty status. This indicates that the FIFO contains no data. The FIFO empty status field is always asserted on reset since the FIFO is always empty after a reset. This bit is not sticky. Active high. 0 FIFO is not empty. 1 FIFO is empty.
FO	FIFO overflow error. A FIFO overflow error is asserted when an element is written to the FIFO when it is already full. When the FIFO overflows, no new data is written into the FIFO. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 A FIFO overflow error has not occurred. 1 A FIFO overflow error has occurred.
FU	FIFO underflow error. A FIFO underflow error is asserted when an attempt to read the FIFO when it is empty. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 A FIFO underflow error has not occurred. 1 A FIFO underflow error has occurred.
LVS	Line-Valid status. This bit signifies if Line-valid has been asserted taking into account the polarity of the Line-Valid as set by the LVP field in the PDIMCR. This bit is not sticky. Active high. 0 Line-valid has not been asserted. 1 Line-valid has been asserted.
FVS	Frame-Valid status. This bit signifies if Frame-valid has been asserted taking into account the polarity of Frame-Valid as set by the FVP field in the PDIMCR. This bit is not sticky. Active high. 0 Frame-valid has not been asserted. 1 Frame-valid has been asserted.
LC	Line Complete interrupt. Line Complete is asserted after a line of data, as defined by the PDIAFSR, has been transferred to memory. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 Line complete interrupt has not been asserted. 1 Line complete interrupt has been asserted. Note: This interrupt is valid only in Image Sensor Mode.
FC	Frame Complete interrupt. Frame Complete is asserted after a frame of data, as defined by the PDIAFSR, has been transferred to memory. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 Frame complete interrupt has not been asserted. 1 Frame complete interrupt has been asserted. Note: This interrupt is valid only in Image Sensor Mode.
HE	AHB Transfer Error interrupt. AHB transfer error is asserted after PDI receives a error response from XBAR slave. In this case, PDI will not stop and will go on transferring data even though the data in memory may be wrong. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 AHB transfer error has not been asserted. 1 AHB transfer error has been asserted.

Table 41-6. PDISR field descriptions (continued)

Field	Description
DD	DMA Done interrupt. DMA Done is asserted after the amount of data defined by DMA_SIZE field in the PDIDMASR has been transferred to memory. This bit is sticky. After assertion, this bit must remain asserted until a 1 is written to clear it. Active high. 0 DMA done interrupt has not been asserted. 1 DMA done interrupt has been asserted.
FIFO_COUNT	FIFO Count This field indicates the data number in the FIFO. 6-bit value for data number in FIFO. Normally the max value is 32. Value 0 means FIFO empty and value 32 means FIFO full. When larger than 32, the FIFO has overflowed.

The FO, FU, LC, FC, HE and DD fields in the PDI Status Register (PDISR) are sticky. Once asserted these bits can only be cleared by writing a 1 to their bit locations in the PDISR.

41.3.1.4 PDI Interrupt Enable Register (PDIINTER)

The PDI Interrupt Enable Register (PDIINTER) controls whether each individual error or interrupt is enabled or masked. The FO, FU, LC, FC, HE, and DD fields in the PDI Status Register (PDISR) are conditions under which interrupts can be generated.

The FOE, FUE, LCE, FCE, HEE, and DDE fields in the PDI Interrupt Enable Register (PDIINTER) controls whether interrupts are generated when the corresponding conditions in the PDISR are asserted.

A common error interrupt is asserted when (FO and FOE) or (FU and FUE) or (HE and HEE) is asserted.

A global interrupt is asserted when (FO and FOE) or (FU and FUE) or (LC and LCE) or (FC and FCE) or (HE and HEE) or (DD and DDE) is asserted.

Address: Base + 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	FOE	FUE	0	0	0	0	0	BCE	LCE	FCE	0	0	HEE	DDE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-7. PDI Interrupt Enable Register (PDIINTER)

Table 41-7. PDIINTER field descriptions

Field	Description
FOE	FIFO overflow error enable. Generate a FIFO overflow Interrupt when FOE and FO field in the PDISR is asserted. Active high. 0 FIFO overflow Interrupt is disabled. 1 FIFO overflow Interrupt is enabled.
FUE	FIFO underflow error enable. Generates a FIFO underflow Interrupt when FUE and FU field in the PDISR is asserted. Active high. 0 FIFO underflow Interrupt is disabled. 1 FIFO underflow Interrupt is enabled.
BCE	Burst Complete enable. Generates a Burst Complete pulse when a AHB burst (32bytes) transfer is done. Note this is not an interrupt, but an PDI output pulse to Timer block. Active high. 0 Burst complete pulse is disabled. 1 Burst complete pulse is enabled.
LCE	Line Complete interrupt enable. Generates a Line Complete interrupt when LCE and LC field in the PDISR is asserted. Active high. 0 Line complete Interrupt is disabled. 1 Line complete Interrupt is enabled.
FCE	Frame Complete interrupt enable. Generates a Frame Complete interrupt when FCE and FC field in the PDISR is asserted. Active high. 0 Frame complete Interrupt is disabled. 1 Frame complete Interrupt is enabled.
HEE	AHB Transfer Error interrupt enable. Generates an AHB transfer error interrupt when HEE and HE field in the PDISR is asserted. Active high. 0 AHB transfer error Interrupt is disabled. 1 AHB transfer error Interrupt is enabled.
DDE	DMA Done interrupt enable. Generates a DMA Done interrupt when DDE and DD field in the PDISR is asserted. Active high. 0 DMA done Interrupt is disabled. 1 DMA done Interrupt is enabled.

41.3.1.5 PDI Active Frame Origin Register (PDIAFOR)

This register specifies the top left corner of the PDI Active Frame relative to the valid image sensor frame as shown in [Figure 41-19](#). This register is only valid in image sensor mode. In all other modes this register can be accessed and changed but the values are not used.

Address: Base + 0x0010

Access: User read/write




Figure 41-8. PDI Active Frame Origin Register (PDIAFOR)

Table 41-8. PDIAFOR field descriptions

Field	Description
ACT_FRM_ORG_Y	PDI Active Frame top corner Y- coordinate. 12-bit value. Lines or Rows are labeled 0 to 4095 lines from top to bottom.
ACT_FRM_ORG_X	PDI Active Frame origin (top left hand corner) X- coordinate. Note that for color image sensors each pixel can have multiple samples depending on the pixel format. 16-bit value. Samples are labeled 0 to 65535 from left to right.

When ACT_FRM_ORG_X, ACT_FRM_ORG_Y fields in (PDIAFOR) and ACT_FRM_HEIGHT, ACT_FRM_WIDTH are all set to 0, the PDI captures the entire sensor image controlled by Frame-Valid and Line-Valid.

41.3.1.6 PDI Active Frame Size Register (PDIAFSR)

This register specifies the width and height of the PDI Active Frame as shown in [Figure 41-19](#). This register is not valid in ADC mode. In ADC mode this register can be accessed, but the values are not used.

Address: Base + 0x0014

Access: User read/write




Figure 41-9. PDI Active Frame Size Register (PDIAFSR)

Table 41-9. PDIAFSR field descriptions

Field	Description
ACTIVE_FRM_HEIGHT	PDI Active Frame Height. 12-bit value, up to 4096 lines. ACTIVE_FRM_HEIGHT + 1 is the active PDI frame width. See Figure 41-19 .
ACTIVE_FRM_WIDTH	PDI Active Frame Width. Note that for color image sensors, each pixel has multiple samples depending on the format. 16-bit value, up to 65535 samples. ACTIVE_FRM_WIDTH + 1 is the active PDI frame width. See Figure 41-19 .

The PDI Active Frame Origin Register (PDIAFOR) and the PDI Active Frame Size Register (PDIAFSR) are used to determine the location and size of the PDI Active Frame. Any pixel that lies within this PDI Active Frame is captured by the PDI. The PDIAFOR and PDIAFSR is specified relative to the valid sensor frame. The valid sensor frame is defined as the frame when both Line-Valid and Frame-Valid signals are asserted. See [Figure 41-19](#).

41.3.1.7 PDI DMA Base Address Register (PDIDMABAR)

The PDI DMA Base Address Register (PDIDMABAR) programs the destination memory address to which the FIFO data is written. This register should be programmed before enabling the DMA. Once the DMA is enabled, this register can be re-programmed to set up the next DMA base address to be used by the DMA once the running DMA task has completed and the DMA Done interrupt has been triggered.




Figure 41-10. PDI DMA Base Address Register (PDIDMABAR)

Table 41-10. PDIDMABAR field descriptions

Field	Description
DMA_BASE_ADDR	DMA Base Address Register. Before enabling the DMA (PDIMCR - DMAEN), program to memory destination start address. This register is latched only at the time when: <ul style="list-style-type: none"> DMA is enabled DMACON of PDIMCR is set and DMA is done 32-bit value, 32-byte-aligned DMA_BASE_ADDR[4:0] = 5'b0 to keep address 32-byte-aligned.

41.3.1.8 PDI DMA Address Status Register (PDIDMAASR)

The PDI DMA Address Status Register (PDIDMAASR) monitors the destination memory address to which the FIFO data is written. When the DMA is enabled, this register is updated with the contents of the PDIDMABAR. After the completion of each 8-byte transfer, PDIDMAASR is incremented by 8 bytes, allowing the user to monitor the DMA memory accesses.




Figure 41-11. PDI DMA Address Status Register (PDIDMAASR)

Table 41-11. PDIDMAASR field descriptions

Field	Description
DMA_ADDR_STAT	<p>DMA Address Status Register. When the DMA is enabled, this register reflects the PDIDMABAR. With each 8-byte transfer, this register is incremented by 8 bytes to reflect the next address in memory where the next 8-byte FIFO data is stored.</p> <p>32-bit value, 8-byte aligned.</p> <p>DMA_ADDR_STAT[2:0] = 3'b0 as address is 8-byte aligned.</p>

41.3.1.9 PDI DMA Size Register (PDIDMASR)

The PDI DMA Size Register (PDIDMASR) defines the size of the Destination Buffer that the DMA should fill in the target memory. This register should be programmed before the DMA is enabled. When the DMA has transferred the amount of data specified by this register, the DMA Done Interrupt is triggered. If DMA_SIZE is less than 32 bytes, then a DMA transfer is triggered when DMA_SIZE bytes are in the FIFO. The transfer contains the valid data, followed by random values to pad up to 32 bytes to complete the 32-byte block needed for the transfer.

Address: Base + 0x0020

Access: User read/write




Figure 41-12. PDI DMA Size Register (PDIDMASR)

Table 41-12. PDIDMASR field descriptions

Field	Description
DMA_SIZE	DMA Size Register. Number of bytes to be transferred by DMA to Destination Buffer in target memory.

41.3.1.10 PDI Test 1 Register (PDIT1R)

The PDI Test 1 Register (PDIT1R) is only valid in Test Mode. In all other modes, the user can read and write to these registers but the values is not used.

Address: Base + 0x0024

Access: User read/write




Figure 41-13. PDI Test 1 Register (PDIT1R)

Table 41-13. PDIT1R field descriptions

Field	Description
MC	<p>Specifies the internal built in self-test data pattern to be generated.</p> <p>0 Color Image Sensor Test pattern. 1 Monochrome Image Sensor Test pattern.</p> <p>The Color Image Sensor data pattern models color pixel information with alternating color and white pixels, which correspond to {0xFFFF, 0xFFFF, 0xFFFF, TEST_VALUE_1, TEST_VALUE_2, TEST_VALUE_3}</p> <p>The Monochrome Image Sensor Test pattern models alternating black and white pixels, which correspond to {0x0000, TEST_VALUE_1}.</p> <p>These data patterns are continuously generated internal to the PDI as long as the PDI is in Test Mode.</p>
TEST_VALUE_1	<p>Test Value 1 used to generate the Built in Test mode data patterns. 16-bit test value.</p> <p>For Color Image Sensor test pattern, TEST_VALUE_1 corresponds to the Red value of the RGB format of the color pixel.</p> <p>For Monochrome Image Sensor test pattern, TEST_VALUE_1 corresponds to the luminance of the dark pixel in the checkerboard pattern.</p>

41.3.1.11 PDI Test 2 Register (PDIT2R)

The PDI Test 2 Register (PDIT2R) is only used in test mode. In all other modes this register can be read and written to but the values are not used.




Figure 41-14. PDI Test 2 Register (PDIT2R)

Table 41-14. PDIT2R field descriptions

Field	Description
TEST_VALUE_2	<p>Test Value 2 used to populate the test mode data patterns. 16-bit test value.</p> <p>For Color Image Sensor test pattern, TEST_VALUE_2 corresponds to the Green value of the RGB format of the color pixel in the checker board pattern.</p> <p>For Monochrome Image Sensor, this field is not used.</p>
TEST_VALUE_3	<p>Test Value 3 used to populate the test mode data patterns. 16-bit test value.</p> <p>For Color Image Sensor test pattern, TEST_VALUE_3 corresponds to the Green value of the RGB format of the color pixel in the checkerboard pattern.</p> <p>For Monochrome Image Sensor Test, this field is not used.</p>

41.3.2 AMBA AHB memory map

The PDI has an AMBA AHB bus Master interface that is capable of 32-byte burst write transfers to offload data from the FIFO to the desired target memory.

The PDI supports a WRAP4 burst mode at 64 bits.

Table 41-15. 32-byte burst transaction (4 beats of 64 bits)— Big Endian

Beat No	Address	Data
1	DMA_ADDR + 0x00	data[63:0] = 0 1 2 3 4 5 6 7
2	DMA_ADDR + 0x08	data[63:0] = 8 9 10 11 12 13 14 15
3	DMA_ADDR + 0x10	data[63:0] = 16 17 18 19 20 21 22 23
4	DMA_ADDR + 0x18	data[63:0] = 24 25 26 27 28 29 30 31

41.3.2.1 Data transfer signal

The PDI module generates a signal to indicate the successful transmission of a FIFO entry (32 bytes) to the target memory location. This signal is connected to aux input 3 of eTimer_2 to allow counting of the amount of data transferred to memory. Subsequently the timer module can then issue an IRQ and or a DMA request to trigger further data processing or distribution. It can be disabled by PDIINTER[BCE].

41.4 Functional description

41.4.1 Modes of operation

The PDI provides the following operating modes:

- ADC mode
- Image sensor mode
- Test mode

These modes are described in the following subsections.

41.4.1.1 ADC mode

In ADC mode, the PDI captures parallel data from external ADC(s). Data can be latched on the positive or negative edge of Sensor Clock. The PDI's ADC Sensor Channel Select bus can be programmed to select data from different sensors through different multiplexor configurations. This allows the PDI to capture interleaving data samples from multiple sensors, which can be de-interleaved in system memory by the DMA engine or the host processor.

One configuration is shown in [Figure 41-2](#) where an analog multiplexor is used to mux analog signals from as many as 8 sensor channels.

The ADC Sensor Channel Select signal changes on every sensor clock and is a repeating linearly increasing binary count. This count starts from a preprogrammed start channel encoding and continues to increase until the end channel is reached, after which the sequence wraps back to the start channel. If the count value gets to 111, the count wraps around back to the 000 encoding. This provides a sequential sampling of the sensor channels. The start and stop channels in is programmed in the PDI ADC Configuration Register (PDIADCCR). See [Section 41.3.1.2, PDI ADC Configuration Register \(PDIADCCR\)](#).

In ADC Mode, the PDI latches if both Line-Valid is asserted and if the a programmed number of sensor clocks has elapsed after the first start channel encoding has been driven out on the ADC Sensor Channel Select signals after the PDI has been enabled.

For example, if STARTC is set to 110 and the STOPC is set to 010 the following ADC Sensor Channel Select sequence is produced as shown in [Figure 41-15](#).




Figure 41-15. ADC sensor channel select sequence for Start Channel = 6, End Channel = 2




Figure 41-16. ADC data transfer Start Channel = 6, End Channel = 2, Line-Valid polarity active high, ADCVALIDDELAY = 0

Figure 41-16 shows an example of the PDI driving a select sequence through the ADC Sensor Channel Select and capturing data from multiple sensors. In this example the ADC takes 3 cycles to perform that analog to digital conversion. Once enabled, the PDI drives out a ADC Sensor Channel Select sequence with start channel equal to 6 and stop channel equal to 2. This is the same sequence as illustrated by Figure 41-15. The Line-Valid polarity is active high and the ADCVALIDDELAY is set to 0.

The first assertion of the active high Line-Valid signal identifies the first valid ADC Sensor Data, which corresponds to the first data sample from the start channel. Subsequent ADC Sensor Data samples correspond to the channel ordering of the ADC Channel Select sequence.

The sensor data stream latched into the PDI contains interleaved data samples from multiple sensors that the DMA module or host processor needs to de-interleave. This relies on the PDI capturing data from the sensors in the order of the ADC Sensor Channel Select sequence. The PDI stops latching data if Line-Valid is deasserted. Therefore in order to de-interleave the data stream reliably, it is recommended that Line-Valid remain asserted after the first valid data from the ADC is captured for the duration when the PDI is enabled. If the Line-Valid is deasserted, the PDI stops latching data and the order of the sensor data from the different channels is corrupted.




Figure 41-17. Reprogramming ADC channel select sequence
PDI Data Latching controlled by ADCVALIDDELAY = 3 and Line-Valid (active high)

The ADC Sensor Channel Select sequence can be reprogrammed as illustrated in [Figure 41-17](#).

The following is the recommended way to reprogram the ADC Sensor Channel Select sequence:

1. Write `PDIMCR[DEN] = 0` so that no new sensor data can be latched. When this occurs, the `STARTC` field is driven onto the ADC Sensor Channel Select pins.
2. If the current contents of the PDI FIFO is important, wait until the remaining contents of the FIFO have been transferred to memory.
3. Clear the FIFO elements by writing `PDIMCR[FIFORST] = 1`.
4. Write new values for `PDIADCCR[STARTC]` and `PDIADCCR[ENDC]` fields.
5. If required, write a new value for `PDIADCCR[ADCVALIDDELAY]`.
6. The new `STARTC` field is driven onto the ADC Sensor Channel Select pins.
7. Write `PDIMCR[DEN] = 1`. The new ADC Sensor Channel Sequence starts incrementing.
8. The PDI latches data if `Line-Valid` is asserted and after waiting `ADCVALIDDELAY` sensor cycles after the PDI is enabled.

The user could want to sample more than one sample from a sensor before switching to another sensor. This can be achieved by programming the sensor channel that needs to be sampled into both the `STARTC` and `ENDC` fields of the `PDIADCCR`. The ADC Sensor Channel Select pins will not increment and will output the sensor channel encoding that is in both the `STARTC` and `ENDC` fields. Once the PDI has latched the required number of samples and reprogram the `STARTC` and `ENDC` fields to the next sensor.

41.4.1.2 Image sensor mode

The PDI is designed to interface to a single image sensor. Image sensors convert pictures into electrical signals through an array of photo sensors arranged in a grid-like structure. Each element of the grid is referred to as a pixel. For monochrome sensors, luminance information is collected for each pixel. For color image sensors, both brightness and color information need to be captured. There are many different

formats for color pixels. Some common ones includes RGB444 and YUV444, which have three values per pixel. See [Section 41.1.3.2, Image Sensor Mode](#).

The image sensor transfers sensor data one pixel at a time. The image or frame is split into lines and columns. Each line is scanned from top to bottom. Pixel data within a line is transferred left to right. Not every pixel in the image sensor will contain valid data. There are blanking columns and lines that contain invalid data. Two frame control signals from the image sensor indicate whether data from the image sensor is valid or not.

The image sensor scans each line starting from the top of the frame. As shown in [Figure 41-18](#), the image sensor asserts Frame-Valid when the first line containing valid pixel start, and deasserts when the first blanking line occurs within a frame. Line-Valid is asserted when the first valid pixel within a line occurs and is deasserted when the first blanking pixel occurs. When both Frame-Valid and Line-Valid are asserted, the pixel data from the sensor is valid. The Frame-valid signal determines which rows of the image are valid and the Line-valid signal determine which columns of the image are valid. These two signals bound the valid image from the image sensor.

The PDI can capture data from the image sensor either off the rising or falling edge from the Sensor Clock In or pixel clock.




Figure 41-18. Image sensor data transfer—Frame-Valid and Line-Valid active high




Figure 41-19. PDI active frame

The PDI allows a particular portion of the valid image sensor frame to be targeted for capture as shown in [Figure 41-19](#). Only pixel information within this PDI Active Frame is latched by the PDI.

The `PDIAFOR[ACT_FRM_ORG_X]` and `PDIAFOR[ACT_FRM_ORG_Y]` fields determine the top level coordinate of the PDI Active Frame. The size of the PDI Active Frame can be specified by the `PDIAFSR[ACT_FRM_HEIGHT]` and `PDIAFSR[ACT_FRM_WIDTH]` fields. If the `ACT_FRM_ORG_X`, `ACT_FRM_ORG_Y`, `ACT_FRM_HEIGHT`, and `ACT_FRM_WIDTH` are all set to 0, the entire valid sensor frame is captured.

[Figure 41-20](#) shows how the PDI determines which lines lies within the PDI Active Frame. In this illustration the `ACT_FRM_ORG_Y` determines which line (Line-Y) for the PDI to start capturing data. The `ACT_FRM_WIDTH` field determines the last line that PDI to capture data (Line Y + `ACT_FRM_HEIGHT + 1`).

[Figure 41-21](#) shows the PDI Capturing data from within a PDI Active Frame Line. Note that for color image sensors, each pixel can be presented by multiple samples for example each YUV pixel has a luminance and two chrominance values. The PDI counts `ACT_FRM_ORG_X` samples before starting to latch data and continues to latch data until sample `ACT_FRM_ORG_X + ACT_FRM_WIDTH + 1`.

For color image sensors, the host processor or DMA module needs to split each value or sample from the color pixel for processing. The PDI transfers data from the image sensor in the order that it was scanned.




Figure 41-20. PDI active frame—determining PDI active frame lines




Figure 41-21. PDI active frame—capturing pixels from within PDI active frame line

The PDI Active Frame is designed to be re-programmable.

The recommended way to reprogram new PDI Active Frame Origin and PDI Active Frame Size values is as follows:

1. Disable the PDI through the PDIMCR[**DEN**] bit. This means that no new pixel data is latched by the PDI block.
2. Update new PDI Active Frame origin through the PDIAFOR[**ACT_FRM_ORG_X**] and PDIAFOR[**ACT_FRM_ORG_Y**] fields.
3. Update new PDI Active Frame size through the PDIAFSR[**ACTIVE_FRM_WIDTH**] and PDIAFSR[**ACTIVE_FRM_HEIGHT**] fields.
4. If pixel data from the current frame is relevant, wait until the remaining contents of the FIFO has been transferred before resetting the FIFO.
5. Reset the FIFO by writing PDIMCR[**FIFORST**] = 1.

6. Enable the PDI to latch data by writing $\text{PDIMCR}[\text{DEN}] = 1$.

When DEN is enabled, the PDI checks to see if Frame-valid is asserted. If Frame-valid is asserted, this means that the image sensor is in the middle of transferring a frame. In this case, the PDI must not latch data until the next frame starts. This prevents partial frames from being captured.

41.4.1.2.1 Transferring image sensor data to memory

The PDI has a built-in DMA engine to facilitate the transfer of data from the FIFO into either system memory or external DRAM memory. When data is transferred into memory, it is critical for the host processor to know:

- When each line has been transferred to memory
 - Indicated by Line Complete IRQ
- When each frame has been transferred to memory
 - Indicated by Frame Complete IRQ
- When the DMA is done transferring the defined block of data
 - Indicated by DMA Done IRQ
- When each 32-byte block of data has been transferred
 - Indicated by Data Transfer Signal

With the above synchronization points, the host processor has full flexibility to synchronize the image processing steps to the incoming image sensor data with minimal host processor overhead.

Figure 41-22 illustrates how a single image frame is transferred to the target destination memory when the Region Of Interest (ROI) of the incoming frame is the same size as the Destination Buffer size in the target memory. To understand how the ROI is described, see Figure 41-19 and refer to PDIAFOR and PDIAFSR descriptions. The Destination Buffer is described by the PDIDMABAR and PDIDMASR configuration registers, which control the Destination Buffer start address and size.




Figure 41-22. Frame transfer when ROI is the same size as the destination buffer

Figure 41-22 illustrates the case where the entire frame RIO is transferred to memory for further processing. In this case, the host processor can keep in sync with the incoming frame data via the Line Complete IRQ and the Frame Complete IRQ. Also, the DMA Done IRQ is triggered at the same time as the Frame Complete IRQ since the frame ROI and Destination Buffer are of the same size.

Figure 41-23 illustrates the case where the lines of the frame are processed in real time allowing the Destination Buffer size to be smaller than the frame ROI size. The Destination Buffer is conceptually split into 2 regions, to allow the host processor to process the data in one region while the PDI fills the other region with the next lines of data. In the example shown here, the PDI would start by filling line a and b. The host processor would count the Line Complete IRQs and upon receiving 2 IRQs, the host processor would then start to process the data in line a and b. In parallel the PDI continues to fill line c and d. Once line d is filled, the host processor will have received another 2 Line Complete IRQs and will start to process the data stored in line c and d. In parallel, the PDI fills data into line a and b again. This mechanism allows a small memory to be used to store image data when the data can be processed in real time. The entire image does not need to be stored for further processing.

The DMA automatically continues to loop around the circular buffer as long as the DMACON field in the PDIMCR is set. When the Destination Buffer size of data has been transferred, the DMA Done IRQ is triggered. Also, when the entire frame size has been transferred, the Frame Complete IRQ is triggered.




Figure 41-23. Frame transfer when ROI is larger than the destination buffer

Moreover, in the above example, the Data Transfer Signal can be used instead of the Line Complete IRQ to monitor the filling of the Destination Buffer. The Data Transfer Signal when connected to an on-chip internal timer module, can be used to count the amount of data that has been transferred as it is triggered with each 32-byte data transfer. This allows the host processor to be triggered by a timer IRQ after so many blocks of 32 bytes have been filled in the Destination Buffer, minimizing the interaction between host processor and PDI.

41.4.1.2.2 Destination buffer—32-byte alignment

The PDI DMA engine transfers data from the FIFO to the Destination Buffer in the target memory by 32-byte burst transfers. Therefore, 32-byte transactions are aligned to a 32-byte address boundary. This ensures that the start of each Frame and the start of each new line are 32-byte aligned in the target memory. In the case where the Frame size and Line length are 32-byte aligned, the data is stored in memory as illustrated in Figure 41-24. The data is stored sequentially in memory, with no gaps between each line.




Figure 41-24. Frame size and line length—32-byte aligned

In the case where the Frame size and Line length are NOT 32-byte aligned, the data is stored in memory as illustrated in Figure 41-25. The data is stored sequentially in memory, with gaps between each line, to align the start of each new line to a 32-byte address boundary. In this case, when the DMA engine gets to the end of the line and there are fewer than 32 bytes of data to be transferred, the data is transferred in a 32-byte burst containing the line data, followed by 0s to pad up to 32 bytes to complete the burst transaction.




Figure 41-25. Frame size and Line length—not 32-byte aligned

41.4.1.3 Test Mode

The PDI Test mode allows the PDI to internally generate sensor data streams without the need to attach an external sensor. No data synchronization is tested in the mode since the data is generated from the same clock domain as the System Clock domain.

This mode is enabled by programming the PDIMCR[MODE] field. In this test mode, the PDI can be used to mimic interfacing to color and monochrome image sensors through the PDIT1R[TEST_MODE].

A data stream of alternating color and white pixels or alternating dark and white pixels is generated for color and monochrome image sensors, respectively. The color data stream consists of the following repeating pattern: {0xFFFF, 0xFFFF, 0xFFFF, TEST_VALUE_1, TEST_VALUE_2, TEST_VALUE_3}, representing the three color planes of a color sensor and then a white color pixel. The monochrome data stream consists of repeating {0x0000, TEST_VALUE_1} values. TEST_VALUE_1, TEST_VALUE_2, and TEST_VALUE_3 are fields in PDIT1R and PDIT2R.

41.4.2 Interface block

The PDI can support as many as 16 bits of parallel data. Data widths other than 8 bits or 16 bits (10, 12, or 14 bits) are right or left justified (as defined by the PDIMCR[DAL] field) and the remaining bits padded with zeros. Either four 16-bit samples or eight 8-bit samples are packed into a single 64-bit vector before being stored in the FIFO.

The PDI uses a partial handshaking toggle request scheme to synchronize data between the sensor clock domain and the system clock domain since these domains are asynchronous to each other. Data in the sensor clock domain is held constant while a transfer request is synchronized into the system clock domain. The PDI supports sensor clock frequencies as high as the system clock frequency, since 8-bit or 16-bit input samples are assembled to 64-bit data, which is indicated valid by a one-cycle pulse in the sensor clock domain. The transfer request (data valid pulse) from the sensor clock domain is guaranteed to be received in the system clock domain within 2 system clock cycles. Once the synchronized request signal is received in the system clock domain, the packed data from the sensor clock domain that is held stable is sampled.

When data samples are 8-bit, a total of 8 sensor clock cycles is required to build up the 64-bit vector. This 64-bit vector is held for 8 sensor clock cycles before the next 64-bit vector is available to be synchronized. Similarly, when data samples are 16-bit samples, 4 sensor clock cycles are needed to build the 64-bit vector and this 64-bit vector is held for 4 sensor clock cycles before the next 64-bit vector is synchronized. Once synchronized, the 64-bit vector is written directly into the FIFO.

Figure 41-26 shows how 16-bit samples are packed into the big-endian system memory.




Figure 41-26. Memory view of data packing for 16-bit sensor data

Figure 41-27 shows how 8-bit samples are packed and arranged into the big-endian system memory.




Figure 41-27. Memory view of data packing for 8-bit sensor data

41.4.3 FIFO operation

The FIFO inside the PDI is organized into 32 elements of 64 bits for a total size of 256 bytes, as shown in Table 41-16. Once the FIFO has been filled with 32 bytes of data, the PDI automatically initiates a 32-byte burst transfer to offload the data to the desired target memory, provided that the DMA is enabled (PDIMCR[DMAEN] = 1).

Table 41-16. 256 Byte FIFO — 8 × 32 bytes

32-byte Block	Entry	Data[63:0]							
0	0	0	1	2	3	4	5	6	7
	1	8	9	10	11	12	13	14	15
	2	16	17	18	19	20	21	22	23
	3	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 1									
1	4	0	1	2	3	4	5	6	7
	5	8	9	10	11	12	13	14	15
	6	16	17	18	19	20	21	22	23
	7	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 2									
2	8	0	1	2	3	4	5	6	7
	9	8	9	10	11	12	13	14	15
	10	16	17	18	19	20	21	22	23
	11	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 3									
3	12	0	1	2	3	4	5	6	7
	13	8	9	10	11	12	13	14	15
	14	16	17	18	19	20	21	22	23
	15	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 4									
4	16	0	1	2	3	4	5	6	7
	17	8	9	10	11	12	13	14	15
	18	16	17	18	19	20	21	22	23
	19	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 5									
5	20	0	1	2	3	4	5	6	7
	21	8	9	10	11	12	13	14	15
	22	16	17	18	19	20	21	22	23
	23	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 6									
6	24	0	1	2	3	4	5	6	7
	25	8	9	10	11	12	13	14	15
	26	16	17	18	19	20	21	22	23
	27	24	25	26	27	28	29	30	31
HIGH PRIORITY ACCESS TRIGGER LEVEL 7									
7	28	0	1	2	3	4	5	6	7
	29	8	9	10	11	12	13	14	15
	30	16	17	18	19	20	21	22	23
	31	24	25	26	27	28	29	30	31

The FIFO supports 7 High Priority Access Trigger Levels, which can be programmed in the PDIMCR[FIFOHIPRIOTRIG] field. When the PDI is required to off load data to an external DRAM, the latencies can be very large. Therefore, in order to assure that the real time requirements of the streaming client, such as an Image Sensor, be maintained it is essential to set the High Priority Access Trigger Level at the optimal point. By default, it is set to level 4, which guarantees that the PDI can offload data from its FIFO before the FIFO would overflow, given a system clock to sensor clock ratio of 2:1. This is only true

when the PDI is used with a Multi-Port DRAM Controller supporting a priority elevation request signal. For other ratios, the High Priority Access Trigger Level can be set to 1, 2, 3, 5, 6 or 7 to give maximum flexibility to the Multi-Port DRAM Controller to optimize the performance on the external DRAM. When the High Priority Access Trigger Level is hit, the PDI asserts a priority elevation request signal that is connected directly to the Multi-Port DRAM Controller. This allows the DRAM Controller to subsequently place the PDI outstanding request to DRAM as highest priority. The priority elevation request signal remains asserted as long as the PDI FIFO level is above the High Priority Access Trigger Level.

This implementation allows the Multi-Port DRAM Controller to optimize DRAM access for performance by giving higher bandwidth to other clients, while maintaining the real time requirements of the PDI, as it is able to alert the Multi-Port DRAM Controller when it has been starved for too long is needs to off load data from its FIFO.

The FIFO has two status flags to indicate when the FIFO has no data and when the FIFO is completely full. These status flags form the FF and FE status flags of the PDI Status Register. If an attempt to perform a read from the FIFO when it is empty, a FIFO underflow error is generated. If an attempt to write to the FIFO when the FIFO is full, a FIFO overflow error is generated. When FIFO overflow occurs, no new data can be written into the FIFO. The FIFO underflow and overflow are error bits fields in PDISR. The FUE and FOE fields in the PDIINTER enables the FIFO underflow and overflow interrupts to be generated.

The DMA will not initiate a transfer of FIFO data until at least 32 bytes are in the FIFO. The DMA will be triggered when up to 32 bytes are in the FIFO. The PDI pads random data into FIFO to guarantee the total data number of every line is 32-byte-aligned.

The contents of the FIFO can be cleared by writing $\text{PDIMCR}[\text{FIFORST}] = 1$.

41.4.4 Interrupts

The PDI has four interrupt sources.

- The Line Complete interrupt is generated after a line of data, as defined by the PDI Active Frame Size Register (PDIAFSR), has been transferred to memory. When this occurs, $\text{PDISR}[\text{LC}]$ is set. If $\text{PDIINTER}[\text{LCE}] = 1$, an interrupt is generated. The interrupt can be cleared by writing $\text{PDISR}[\text{LC}] = 1$. The interrupt is cleared in a single cycle.
- The Frame Complete interrupt is generated after a frame of data, as defined by the PDI Active Frame Size Register (PDIAFSR), has been transferred to memory. When this occurs, $\text{PDISR}[\text{FC}]$ is set. If $\text{PDIINTER}[\text{FCE}] = 1$, an interrupt is generated. The interrupt can be cleared by writing $\text{PDISR}[\text{FC}] = 1$. The interrupt is cleared in a single cycle.
- The DMA Done interrupt is generated after the amount of data defined by the PDI DMA Size register (PDIDMASR), has been transferred to memory. When this occurs, $\text{PDISR}[\text{DD}]$ is set. If $\text{PDIINTER}[\text{DDE}] = 1$, an interrupt is generated. The interrupt can be cleared by writing $\text{PDISR}[\text{DD}] = 1$. The interrupt is cleared in a single cycle.
- The PDI has a common error interrupt. The common error interrupt is asserted by performing a logic or operation on all the error bits in the PDISR that have been enabled in the PDIINTER. These errors include FIFO overflow, FIFO underflow and bus burst transfer error.

Chapter 42

Periodic Interrupt Timer (PIT)

42.1 Introduction

Figure 42-1 shows the PIT block diagram.




Figure 42-1. Block diagram of PIT

42.1.1 Overview

This specification describes the function of the Periodic Interrupt Timer block (PIT). The PIT is an array of timers that can be used to raise interrupts and trigger DMA channels.

42.1.2 Features

The main features of this block are:

- Timers can generate DMA trigger pulses
- Timers can generate interrupts
- All interrupts are maskable
- Independent timeout periods for each timer

42.2 Signal description

The PIT module has no external pins.

42.3 Memory map and register description

This section provides a detailed description of all registers accessible in the PIT module. The PIT registers can only be accessed using 32-bit (word) accesses. Attempted references using a different size or to a reserved address generates a bus error termination.

42.3.1 Memory map

Table 42-1 shows the PIT memory map.

Table 42-1. PIT memory map

Offset from PIT_BASE (0xC3FF_0000)	Register	Access ¹	Reset value	Location
0x0000	PITMCR—PIT Module Control Register	R/W	0x0000_0000	on page 42-3
0x0004–0x00FF	Reserved			
Timer Channel 0				
0x0100	LDVAL0—Timer 0 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0104	CVAL0—Timer 0 Current Value Register	R	0x0000_0000	on page 42-4
0x0108	TCTRL0—Timer 0 Control Register	R/W	0x0000_0000	on page 42-5
0x010C	TFLG0—Timer 0 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 1				
0x0110	LDVAL1—Timer 1 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0114	CVAL1—Timer 1 Current Value Register	R	0x0000_0000	on page 42-4
0x0118	TCTRL1—Timer 1 Control Register	R/W	0x0000_0000	on page 42-5
0x011C	TFLG1—Timer 1 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 2				
0x0120	LDVAL2—Timer 2 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0124	CVAL2—Timer 2 Current Value Register	R	0x0000_0000	on page 42-4
0x0128	TCTRL2—Timer 2 Control Register	R/W	0x0000_0000	on page 42-5
0x012C	TFLG2—Timer 2 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 3				
0x0130	LDVAL3—Timer 3 Load Value Register	R/W	0x0000_0000	on page 42-4

Table 42-1. PIT memory map (continued)

Offset from PIT_BASE (0xC3FF_0000)	Register	Access ¹	Reset value	Location
0x0134	CVAL3—Timer 3 Current Value Register	R	0x0000_0000	on page 42-4
0x0138	TCTRL3—Timer 3 Control Register	R/W	0x0000_0000	on page 42-5
0x013C	TFLG3—Timer 3 Flag Register	R/W	0x0000_0000	on page 42-5
0x0140–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

42.3.2 Register descriptions

This section describes in address order all the PIT registers and their individual bits.

42.3.2.1 PIT Module Control Register (PITMCR)

The PIT Module Control Register (PITMCR) controls whether the timer clocks should be enabled and whether the timers should run in debug mode.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MDIS	FRZ
W	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-2. PIT Module Control Register (PITMCR)

Table 42-2. PITMCR field descriptions

Field	Description
MDIS	Module Disable. This bit disables the module clock. This bit should be enabled before any other setup is done. 0 Clock for PIT Timers is enabled. 1 Clock for PIT Timers is disabled.
FRZ	Freeze. Allows the timers to be stopped when the device enters debug mode. 0 Timers continue to run in debug mode. 1 Timers are stopped in debug mode.

42.3.2.2 Timer Load Value Register n (LDVAL n)

The Timer Load Value Register n (LDVAL n) selects the timeout period for the timer interrupts.

Address: Base + = 0x0100 (LDVAL0) Base + = 0x0120 (LDVAL2)
 Base + = 0x0110 (LDVAL1) Base + = 0x0130 (LDVAL3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV	TSV
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-3. Timer Load Value Register n (LDVAL n)

Table 42-3. LDVAL n field descriptions

Field	Description
TSV n	Time Start Value Bits. These bits set the timer start value. The timer counts down until it reaches 0, then it generates an interrupt and loads this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded once the timer expires. To abort the current cycle and start a timer period with the new value, the timer must be disabled and enabled again (see Figure 42-8).

42.3.2.3 Current Timer Value Register n (CVAL n)

The Current Timer Value Register n (CVAL n) indicates the current timer position.

Address: Base + = 0x0104 (CVAL0) Base + = 0x0124 (CVAL2)
 Base + = 0x0114 (CVAL1) Base + = 0x0134 (CVAL3) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TVL3	TVL3	TVL2	TVL2	TVL2	TVL2	TVL2	TVL2	TVL2	TVL2	TVL2	TVL2	TVL1	TVL1	TVL1	TVL1
W	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TVL1	TVL1	TVL1	TVL1	TVL1	TVL1	TVL9	TVL8	TVL7	TVL6	TVL5	TVL4	TVL3	TVL2	TVL1	TVL0
W	5	4	3	2	1	0										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-4. Current Timer Value register n (CVAL n)

Table 42-4. CVAL n field descriptions

Field	Description
TVL n	Current Timer Value. These bits represent the current timer value. Note that the timer uses a downcounter. Note: The timer values are frozen in Debug mode if the FRZ bit is set in the PIT Module Control Register (see Figure 42-2).

42.3.2.4 Timer Control Register n (TCTRL n)

The Timer Control Register n (TCTRL n) contains the control bits for each timer.

Address: Base + = 0x0108 (TCTRL0) Base + = 0x0128 (TCTRL2)
 Base + = 0x0118 (TCTRL1) Base + = 0x0138 (TCTRL3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIE	TEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-5. Timer Control register n (TCTRL n)

Table 42-5. TCTRL n field descriptions

Field	Description
TIE	Timer Interrupt Enable Bit. 0 Interrupt requests from Timer n are disabled. 1 Interrupt is requested whenever TIF is set. When an interrupt is pending (TIF set), enabling the interrupt immediately cause s an interrupt event. To avoid this, the associated TIF flag must be cleared first.
TEN	Timer Enable Bit. 0 Timer is disabled. 1 Timer is active.

42.3.2.5 Timer Flag Register n (TFLG n)

The Timer Flag Register n (TFLG n) contain the PIT interrupt flag.

Address: Base + = 0x010C (TFLG0)				Base + = 0x012C (TFLG2)								Access: User read/write				
Base + = 0x011C (TFLG1)				Base + = 0x013C (TFLG3)												
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-6. Timer Flag register *n* (TFLG_{*n*})

Table 42-6. TFLG_{*n*} field descriptions

Field	Description
TIF	Time Interrupt Flag. TIF is set to 1 at the end of the timer period. This flag can be cleared only by writing it with a 1. Writing a 0 has no effect. If enabled (TIE = 1), TIF causes an interrupt request. 0 Time-out has not yet occurred. 1 Time-out has occurred.

42.4 Functional description

42.4.1 General

This section gives detailed information on the internal operation of the module. Each timer can be used to generate trigger pulses as well as to generate interrupts. Each interrupt is available on a separate interrupt line.

42.4.1.1 Timers

The timers generate triggers at periodic intervals, when enabled. They load their start values, as specified in their LDVAL registers, then count down until they reach 0. Then they load their respective start value again. Each time a timer reaches 0, it generates a trigger pulse and sets the interrupt flag.

All interrupts can be enabled or masked (by setting the TIE bits in the TCTRL registers). A new interrupt can be generated only after the previous one is cleared.

If desired, the current counter value of the timer can be read via the CVAL registers.

The counter period can be restarted, by first disabling, then enabling the timer with the TEN bit (see [Figure 42-7](#)).

The counter period of a running timer can be modified, by first disabling the timer, setting a new load value and then enabling the timer again (see [Figure 42-8](#)).

It is also possible to change the counter period without restarting the timer by writing the LDVAL register with the new load value. This value is loaded after the next trigger event (see [Figure 42-9](#)).




Figure 42-7. Stopping and starting a timer




Figure 42-8. Modifying running timer period




Figure 42-9. Dynamically setting a new load value

42.4.1.2 Debug mode

In Debug mode, the timers can be optionally frozen by setting the PITMCR[FRZ] bit. This is intended to aid software development, allowing the developer to halt the processor, investigate the current state of the system (e.g., timer values), and then continue the operation. By default, timers are NOT frozen in debug mode.

42.4.2 Interrupts

All of the timers support interrupt generation. See the [Chapter 32, Interrupt Controller \(INTC\)](#), for related vector addresses and priorities.

Timer interrupts can be disabled by setting the TIE bits to 0. The timer interrupt flags (TIF) are set to 1 when a timeout occurs on the associated timer, and are cleared to 0 by writing a 1 to that TIF bit.

42.5 Initialization and application information

42.5.1 Example configuration

In the example configuration:

- The PIT clock has a frequency of 50 MHz
- Timer 1 creates an interrupt every 5.12 ms

- Timer 3 creates a trigger event every 30 ms

First the PIT module needs to be activated by writing a 0 to the MDIS bit in the PITMCR register.

The 50 MHz clock frequency equates to a clock period of 20 ns. Timer 1 needs to trigger every $5.12 \text{ ms} / 20 \text{ ns} = 256000$ cycles and timer 3 every $30 \text{ ms} / 20 \text{ ns} = 1500000$ cycles. The value for the LDVAL register trigger would be calculated as $(\text{period} / \text{clock period}) - 1$.

The LDVAL registers must be configured as follows:

- LDVAL for Timer 1: 0x0003_E7FF
- LDVAL for Timer 3: 0x0016_E35F

The interrupt for Timer 1 is enabled by setting TIE in the TCTRL1 register. The timer is started by writing a 1 to bit TEN in the TCTRL1 register.

Timer 3 is used only for triggering. Therefore, Timer 3 is started by writing a 1 to bit TEN in the TCTRL3 register. The TIE bit stays at 0.

The following example code matches the described setup:

```
// turn on PIT
PIT_CTRL = 0x00;

// Timer 1
PIT_LDVAL1 = 0x0003E7FF; // setup timer 1 for 256000 cycles
PIT_TCTRL1 = TIE; // enable Timer 1 interrupts
PIT_TCTRL1 |= TEN; // start timer 1

// Timer 3
PIT_LDVAL3 = 0x0016E35F; // setup timer 3 for 1500000 cycles
PIT_TCTRL3 = TEN; // start timer 3
```

Chapter 43

Power Control Unit (MC_PCU)

43.1 Introduction

43.1.1 Overview

The power control unit (MC_PCU) acts as a bridge for mapping the PMU peripheral to the MC_PCU address space.

Figure 43-1 depicts the MC_PCU block diagram.




Figure 43-1. MC_PCU block diagram

43.1.2 Features

The MC_PCU includes the following features:

- Maps the PMU registers to the MC_PCU address space

43.2 External signal description

The MC_PCU has no connections to any external pins.

43.3 Memory map and register description

43.3.1 Memory map

Table 43-1. MC_PCU register description

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FE_8040	PCU_PSTAT	Power Domain Status Register	word	read	read	read	on page 43-3

NOTE

Any access to unused registers as well as write accesses to read-only registers will:

- Not change register content
- Cause a transfer error

Table 43-2. MC_PCU memory map

Address	Name																	
		0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FE_8004 ... 0xC3FE_803C	reserved																	
0xC3FE_8040	PCU_PSTAT	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		W																
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDO
		W																
0x044 ... 0x07C	reserved																	

Table 43-2. MC_PCU memory map (continued)

Address	Name	0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0xC3FE_8080 ... 0xC3FE_80FC	PMU registers																
0xC3FE_8100 ... 0xC3FE_BFFC	reserved																

43.3.2 Register descriptions

All registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the PD0 field of the PCU_PSTAT register may be accessed as a word at address 0xC3FE_8040, as a half-word at address 0xC3FE_8042, or as a byte at address 0xC3FE_8043.

43.3.2.1 Power Domain Status Register (PCU_PSTAT)

Address 0xC3FE_8040 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PD0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 43-2. Power Domain Status Register (PCU_PSTAT)

This register reflects the power status of all available power domains.

Table 43-3. PCU_PSTAT field descriptions

Field	Description
PD0	Power status for power domain 0. 0 Power domain is inoperable. 1 Power domain is operable.

Figure 43-3. MC_PCU events during power sequences (non-STANDBY0 mode)MC_PCU events during power sequences (STANDBY0 mode)

Chapter 44

Power Management Controller (PMC)

44.1 Introduction

The power management controller (PMC) is compatible with 3.3 V or 5 V operation, provides voltage regulation to the microcontroller, and includes advanced power on reset (POR) and precision low voltage detectors (LVD) and a high voltage detector (HVD) that guarantee safe device operation at any time or condition.

44.2 Features

The PMC contains the following features:

- Power management controller compatible for both 5 V and 3.3 V operations.
- A Switched Mode Power Supply (SMPS) asynchronous buck regulator.
- High precision Low Voltage Detector (LVD) for PMC supply voltage VDDREG, VDD core voltage supply, VDDFLASH flash supply voltage, VDDADC ADC voltage supply, VDDIO I/O voltage supply.
- High Voltage Detector for VDD core voltage supply.
- A band gap reference generates the reference voltages and currents for voltage regulators and LVDs.
- A Power On Reset (POR) monitor checks main regulator supply VDDREG and core supply VDD and guarantees system correct function even at very low voltage supply levels.
- No power sequencing constraint applies due to the fact that the PMC has one positive supply only and only the internal regulator is used to generate the 1.2 V core voltage.
- Direct measurement of PMC internal voltages is available at predefined ADC channels.

44.3 Block diagram

[Figure 44-1](#) shows the block diagram for the PMC.




Figure 44-1. PMC block diagram

44.4 External signals description

The PMC external pins are listed below.

- RESET_SUP_B — POR source in external VREG mode. Not used for internal VREG mode (tie externally to VSS).
- VDD_HV_ADV — ADC voltage 3.3 V supply
- VDD_HV_FLTA — Flash memory 3.3 V supply
- VDD_HV_IO — 3.3 V Input/Output supply
- VDD_HV_PMU — Voltage regulator 3.3 V or 5.0 V supply
- VDD_LV_COR — Core logic supply
- VREG_CTRL — For internal VREG mode, this is the internal VREG output that is used to control the gate of an external SMPS pMOS. Not used for external VREG mode (pull up to VDD_HV_PMU).
- VREG_INT_ENABLE_B — Control signal used by PMU digital block to select VREG mode. Low level on this pin (VSS) selects internal VREG mode; high level on this pin (VDD_HV_PMU) selects external VREG mode.

Internal and external signal names are provided in [Table 44-1](#) for reference.

Table 44-1. External versus internal signals names

External signal (ball name)	Internal signal
VDD_HV_PMU	VDDREG
VDD_LV_COR	VDD
VDD_HV_ADV	VDDADC
VDD_HV_IO	VDDIO
VDD_HV_FLA	VDDFLASH
VREG_CTRL	REGCTL

44.5 Register map

[Table 44-2](#) shows the PMC memory map. The PMC memory maps the following registers for configuring, monitoring, and trimming the LVD monitors.

Table 44-2. PMC memory map

Offset from PMC_BASE (0xC3FE_8080)	Register	Access ¹	Reset Value ^{2,3}	Location
0x0000	Configuration register (CFGR)	R/W	0x 000F_0U0U	on page 44-3
0x0004	Reserved			
0x0008	Status register (SR)	R/W	0x8000_0000	on page 44-5
0x000C	Reserved			
0x0010	Reserved			
0x0014	Register for Trim Bits configuration (TRIM2)	R/W	0xFF08_FFFF	on page 44-7
0x0018	Register for Trim Bits configuration (TRIM3)	R/W	0x0017_0000	on page 44-8
0x001C–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ One or more bits (indicated by “U”) are of indeterminate value at Reset. See register for more information.

44.5.1 Configuration Register (CFGR)

The Configuration Register (CFGR) contains configuration and interrupt enable bits for the LVD monitors.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0				0	0	0		0	0	0	0	ADC_CHANNEL_SEL			
W		REG_TRIM3_LOCK	REG_TRIM2_LOCK	REG_TRIM1_LOCK				REG_CONFIG_LOCK								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0	0	LVD_ADC_3p3_EN	LVD_3p3_MAIN_EN	0		1	1		
W				HVD_1p2_CORE_EN								LVD_1p2_CORE_EN			LVD_3p3_IO_EN	LVD_3p3_FLASH_EN
Reset	0	0	0	x	0	0	0	0	0	0	0	x	1	1	1	1

Figure 44-2. Configuration and Status Register (CFGR)

Table 44-1. CFGR field descriptions

Field	Description
REG_TRIM3_LOCK	TRIM3 Register Write Lock This bit has no effect when parameter WRITE_ONCE_TRIM_REG is set to 1. Otherwise this bit is Once Writable and used to disable IPS WRITE access to TRIM3 register. 0 IPS WRITE to TRIM3 Register is allowed. 1 IPS WRITE to TRIM3 Register is ignored.
REG_TRIM2_LOCK	TRIM2 Register Write Lock This bit has no effect when parameter WRITE_ONCE_TRIM_REG is set to 1. Otherwise this bit is Once Writable and used to disable IPS WRITE access to TRIM2 register. 0 IPS WRITE to TRIM2 Register is allowed. 1 IPS WRITE to TRIM2 Register is ignored.
REG_TRIM1_LOCK	TRIM1 Register Write Lock This bit has no effect when parameter WRITE_ONCE_TRIM_REG is set to 1. Otherwise this bit is Once Writable and used to disable IPS WRITE access to TRIM1 register. 0 IPS WRITE to TRIM1 Register is allowed. 1 IPS WRITE to TRIM1 Register is ignored.
REG_CONFIG_LOCK	CONFIG Register Write Lock This bit has no effect when parameter WRITE_ONCE_TRIM_REG is set to 1. Otherwise this bit is Once Writable and used to disable IPS WRITE access to Config register. 0 IPS WRITE to Config Register is allowed. 1 IPS WRITE to Config Register is ignored.
ADC_CHANNEL_SEL	ADC Channel Select Selects ADC channels on which PMU internal high-voltage signals would be muxed for observation.

Table 44-1. CFGR field descriptions (continued)

Field	Description
HVD_1p2_CORE_EN	VDD_LV_COR 1.2 V Core HVD Enable Internal Regulation Mode: HVD is always enabled. Write to this bit has no effect. External Regulation Mode: HVD is disabled from reset. HVD can be enabled via IPS WRITE to this bit. PMU Test mode: programmable via this bit. Scan mode: HVD is always disabled. This bit has no effect. 0 HVD is disabled. 1 HVD is enabled.
LVD_ADC3p3_EN	VDD_HV_ADV LVD Enable Internal Regulation Mode: LVD is always enabled. Write to this bit has no effect. External Regulation Mode: LVD is always enabled. Write to this bit has no effect. PMU Test mode: programmable via this bit. Scan mode: LVD is always disabled. This bit has no effect. 0 LVD is disabled. 1 LVD is enabled.
LVD_3p3_MAIN_EN	3.3/5V VDDREG Main LVD Enable Internal Regulation Mode: LVD is always enabled. Write to this bit has no effect. External Regulation Mode: LVD is always enabled. Write to this bit has no effect. PMU Test mode: programmable via this bit. Scan mode: LVD is always disabled. This bit has no effect. 0 LVD is disabled. 1 LVD is enabled.
LVD_1p2_CORE_EN	1.2V Core LVD Enable Internal Regulation Mode: LVD is always enabled. Write to this bit has no effect. External Regulation Mode: LVD is disabled from reset. LVD can be enabled via IPS WRITE to this bit. PMU Test mode: programmable via this bit. Scan mode: LVD is always disabled. This bit has no effect. 0 LVD is disabled. 1 LVD is enabled.
LVD3p3_IO_EN	I/O LVD Enable Internal Regulation Mode: LVD is always enabled. Write to this bit has no effect. External Regulation Mode: LVD is always enabled. Write to this bit has no effect. PMU Test mode: programmable via this bit. Scan mode: LVD is always disabled. This bit has no effect. 0 LVD is disabled. 1 LVD is enabled.
LVD_3p3_FLASH_EN	Flash LVD Enable Internal Regulation Mode: LVD is always enabled. Write to this bit has no effect. External Regulation Mode: LVD is always enabled. Write to this bit has no effect. PMU Test mode: programmable via this bit. Scan mode: LVD is always disabled. This bit has no effect. 0 LVD is disabled. 1 LVD is enabled.

44.5.2 Status Register (SR)

The Status Register (SR) contains interrupt flag bits for the LVD monitors.

Address: Base + 0x0008

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	POR_STATUS	0	0	0	0	0	BANDGAP_RDY	0	0	0	0	0	0	0	0	0
W	w1c															
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	HVD_1p2_CORE	0	0	0	0	LVD_ADC_3p3_EN	LVD_3p3_MAIN	0	LVD_1p2_CORE	0	0	LVD3p3_IO	LVD_3p3_FLASH
W				w1c					w1c	w1c		w1c			w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 44-3. Status Register (SR)

Table 44-1. SR field descriptions

Field	Description
POR_STATUS	Indicates occurrence of POR. Write 1 to clear this bit when out of POR.
BANDGAP_RDY	Indicates Bandgap Voltage Status.
HVD_1p2_CORE	Indicates occurrence of 1.2V Core HVD. Write 1 to clear this bit in case HVD is still not pending.
LVD_ADC_3p3_EN	Indicates occurrence of ADC LVD. Write 1 to clear this bit in case LVD is still not pending.
LVD_3p3_MAIN	Indicates occurrence of 3.3–5V Main LVD. Write 1 to clear this bit in case LVD is still not pending.
LVD_1p2_CORE	Indicates occurrence of 1.2V Core LVD. Write 1 to clear this bit in case LVD is still not pending.
LVD_3p3_IO	Indicates occurrence of I/O LVD. Write 1 to clear this bit in case LVD is still not pending.
LVD_3p3_FLASH	Indicates occurrence of Flash LVD. Write 1 to clear this bit in case LVD is still not pending.

44.5.3 Trimming Register 2 (TRIM2)

Address: Base + 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LVD_3p3_ADC_TRIM				LVD_3p3_MAIN_TRIM				0	0	LVD_1p2_CORE_TRIM					
W																
Reset	1	1	1	1	1	1	1	1	0	0	0	0	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	1	1	1	1	1	1	1	LVD_3p3_IO_TRIM				LVD_3p3_FLASH_TRIM			
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 44-4. Trimming Register (TRIM2)

Table 44-1. TRIM2 field descriptions

Field	Description
LVD_3p3_ADC_TRIM	<p>ADC LVD Trim</p> <p>Internal Regulation Mode: These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM.</p> <p>External Regulation Mode: WRITE to these bits have no effect.</p> <p>PMU Test mode: Programmable via IPS access.</p> <p>Scan Mode: Set to reset value.</p>
LVD_3p3_MAIN_TRIM	<p>3.3-5V Main LVD Trim</p> <p>These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM.</p> <p>Internal Regulation Mode: WRITE to these bits have no effect.</p> <p>External Regulation Mode: WRITE to these bits have no effect.</p> <p>PMU Test mode: Programmable via IPS access.</p> <p>Scan Mode: Set to reset value.</p>
LVD_1p2_CORE_TRIM	<p>1.2V Core LVD Trim</p> <p>These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM.</p> <p>Internal Regulation Mode: WRITE to these bits have no effect.</p> <p>External Regulation Mode: Programmable via IPS WRITE.</p> <p>PMU Test mode: Programmable via IPS access.</p> <p>Scan Mode: Set to reset value.</p>
LVD_3p3_IO_TRIM	<p>I/O LVD Trim</p> <p>These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM.</p> <p>Internal Regulation Mode: WRITE to these bits have no effect.</p> <p>External Regulation Mode: WRITE to these bits have no effect.</p> <p>PMU Test mode: Programmable via IPS access.</p> <p>Scan Mode: Set to reset value.</p>

Table 44-1. TRIM2 field descriptions (continued)

Field	Description
LVD_3p3_FLASH_TRIM	Flash LVD Trim These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM. Internal Regulation Mode: WRITE to these bits have no effect. External Regulation Mode: WRITE to these bits have no effect. PMU Test mode: Programmable via IPS access. Scan Mode: Set to reset value.

44.5.4 Trimming Register 3 (TRIM3)

Address: Base + 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	HVD_1p2_CORE_TRIM					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 44-5. Trimming Register 3 (TRIM3)

Table 44-1. TRIM3 field descriptions

Field	Description
HVD_1p2_CORE_TRIM	1.2V Core HVD Trim Bits These bits are set to their RESET_VALUE at each POR. These bits are loaded with their CHARACTERIZED_DATA from flash memory NVM, via SSCM. Internal Regulation Mode: WRITE to these bits have no effect. External Regulation Mode: Programmable by IPS WRITE. PLL Test mode: Trim values programmable via these bits. Scan Mode: Set to reset value.

44.6 Power sequencing and start-up

PMC supplies can rise in any order. When the internal buck regulator is used to control the VDD core supply, the sequence is as follows:

1. VDDREG rises first.
2. PorReg regulator POR negates.

3. Band-gap reference starts and provides stable reference to LVDs and internal regulator.
4. Internal regulator soft start procedure begins.
5. PorC core POR negates.
6. LVDs are released.
7. Part is operational.
8. An eventual LVD or HVD event triggers a reset.




Figure 44-6. PMC internal regulators nominal start-up sequence, rising slope may vary

44.7 VRC SMPS controller

A voltage regulator controller combined with external components as shown in the *PXS30 Datasheet (PXS30)* might be used to generate the core supply voltage.

The regulator is an asynchronous buck regulator with a nominal switching frequency of 1.1 MHz. It features internal compensation for nominal LC load of 4 μ H and 20 μ F.

A soft start module reduces the overshoot at start-up.

The regulator target voltage is defined in the *PXS30 Datasheet (PXS30)* and can be programmed by the user via the REG_TRIM register with VddStepC resolution.

44.8 POR on VDD and VDDREG

A power-on reset (POR) circuit monitors its supply voltage, providing a logic reset in a guaranteed low voltage range. Power-on reset asserts as soon as the voltage level of the monitored power supply begins to rise. Each POR negates before its power supply rises into the specified range. The behavior for each POR during power supply ramping is shown in [Figure 44-7](#).

The PORs monitor VDDREG and VDD supplies, with threshold equal to PorReg and PorC, respectively, as specified in the *PXS30 Datasheet (PXS30)*. When POR is released, all LVDs are in valid state as shown in *Figure 44-8*. The overlap between POR and LVD guarantees the correct behavior under all conditions.




Figure 44-7. POR rising and falling edges




Figure 44-8. POR and LVD rising and falling edges

44.9 LVD core

A user-programmable low voltage detector (LVD) monitors the core supply voltage VDD. Rising LVD threshold voltage is documented under LvdC symbol in the *PXS30 Datasheet (PXS30)*.

The LVD features a comparator with hysteresis. It relies on the band gap reference to determine if the monitored VDD supply is in the correct range. The LVD is asserted until all PORs (core supply VDD and VDDREG) have cleared and until band-gap reference is stable.

LVD reference voltage can be measured by the ADC by programming the CFGR[ADC_CHANNEL_SEL] bitfield as described in [Section 44.12, ADC measure channel](#). During ADC measurement the LVD function is disabled.

44.10 HVD core

A user-programmable high voltage detector (HVD) monitors the core supply voltage VDD. Rising LVD threshold voltage is documented under HvdC symbol in the *PXS30 Datasheet (PXS30)*.

The HVD features a comparator with hysteresis. It relies on the band gap reference to determine if the monitored VDD supply is in the correct range. The HVD is asserted until all PORs (core supply VDD and VDDREG) have cleared and until band-gap reference is stable.

HVD reference voltage can be measured by the ADC by programming the CFGR[ADC_CHANNEL_SEL] bitfield as described in [Section 44.12, ADC measure channel](#). During ADC measurement, the HVD function is disabled.

44.11 LVD 3.3 V

Low voltage detectors (LVDs) monitor the following supplies:

- VDDADC
- VDDFLASH
- VDDIO
- VDDREG

Rising LVD threshold voltage is documented under LvdReg symbol in the *PXS30 Datasheet (PXS30)*.

The LVD features a comparator with hysteresis. It relies on the band gap reference to determine if the monitored supply is in the correct range. The LVD is asserted until all PORs (core supply VDD and VDDREG) have cleared and until band-gap reference is stable.

LVD reference voltage can be measured by the ADC by programming the CFGR[ADC_CHANNEL_SEL] bitfield as described in [Section 44.12, ADC measure channel](#). During ADC measurement, the LVD function is disabled.

44.12 ADC measure channel

PMC internal signals are buffered and routed to ADC[0:3] on channel 9.

The signal is selected by programming the CFGR[ADC_CHANNEL_SEL] bitfield. The default bitfield value is 0'b1111, which disables the PMC multiplexer and the PMC output buffer.

When a channel is measured, all the LVDs are temporarily disabled in order to avoid false flags caused by the multiplexer switching. LVDs are enabled immediately as CFGR[ADC_CHANNEL_SEL] bitfield is programmed to its default value 0'b1111.

ADC mode description:

- 1111: Default OFF mode.
- 0000: Vbg Trimmed band gap reference
- 0001: LvdC trip point reference
- 0010: HvdC trip point reference
- 0011: Lvd33 ADC scaled supply
- 0100: Lvd33 flash memory scaled supply
- 0101: Lvd33 I/O scaled supply
- 0110: Lvd33 regulator scaled supply
- 0111: Vdd12 SMPS regulator reference
- 1xxx: Reserved (except 1111 default OFF mode)




Figure 44-9. ADC Test Mux block diagram

Chapter 45

Register Protection (REG_PROT)

45.1 Introduction

45.1.1 Overview

The Register Protection (REG_PROT) module offers a mechanism to protect defined memory-mapped address locations in a module under protection from being written. The address locations that can be protected are module-specific.

The REG_PROT module is located between the module under protection and the PBRIDGE. (For an explanation of the REG_PROT and module base addresses, see [Section 45.3, Memory map and register description](#).) This is shown in [Figure 45-1](#).




Figure 45-1. REG_PROT block diagram

45.1.2 Features

The REG_PROT module includes these features:

- Restrict write accesses for the module under protection to supervisor mode only
- Lock registers for first 6 KB of memory-mapped address space
- Address mirror automatically sets corresponding lock bit
- Once configured lock bits can be protected from changes

45.1.3 Modes of operation

The REG_PROT module is operable when the module under protection is operable.

45.2 External signal description

There are no external signals.

45.3 Memory map and register description

This section provides a detailed description of the memory map of a module using the REG_PROT. The original 16 KB module memory space is divided into five areas as shown in [Figure 45-2](#).




Figure 45-2. REG_PROT Memory Diagram

Area 1 is 6 KB and holds the normal functional module registers that are accessible for all read/write operations.

Area 2 is 2 KB starting at address 0x1800 is a reserved area that must not be accessed.

Area 3 is 6 KB, starting at address 0x2000 and is a mirror of area 1. A read/write access to these 0x2000 + X addresses reads or writes the register at address X. As a side effect, a write access to address 0x2000 + X sets the optional Soft Lock Bits for this address X in the same cycle as the register at address X is written. Not all registers in area 1 need to have protection defined by associated Soft Lock Bits. For unprotected registers at address Y, accesses to address 0x2000 + Y is identical to accesses at address Y. Only registers that are implemented in area 1 and defined as protectable have Soft Lock Bits that are available in area 4.

Area 4 is 1.5 KB and holds the Soft Lock Bits, one bit per byte in area 1. The four Soft Lock Bits associated with one module register word are arranged at byte boundaries in the memory map. The Soft Lock Bit registers can be directly written using a bit mask.

Area 5 is 512 bytes and holds the configuration bits of the protection mode. There is one configuration hard lock bit per module (HLB — Hard Lock Bit) that prevents all further modifications to the Soft Lock Bits. Once set, these hard lock bits can only be cleared by a system reset. The other bits (UAA — User Access Allowed), if set, allow user access to the protected registers in the module.

If any locked byte is accessed with a write transaction, a transfer error is issued to the system and the write transaction is not executed. This is true even if not all accessed bytes are locked.

Accessing unimplemented 32-bit registers in Areas 4 and 5 results in a transfer error.

45.3.1 Memory map

Figure 45-1 gives an overview on the REG_PROT registers implemented.

Table 45-1. REG_PROT memory map

Offset from REG_PROT_BASE (0xFFFF_FFFF)	Register	Access ¹	Reset Value ²	Location
0x0000	Module Register 0 (MR0)	R/W	0x00	on page 45-4
0x0001	Module Register 1 (MR1)	R/W	0x00	on page 45-4
0x0002	Module Register 2 (MR2)	R/W	0x00	on page 45-4
0x0003– 0x17FF	Module Register 3 (MR3)–Module Register 6143 (MR6143)	R/W	0x00	on page 45-4
0x1800–0x1FFF	Reserved			
0x2000	Module Register 0 (MR0) + Set Soft Lock Bit 0 (LMR0)			on page 45-4
0x2001	Module Register 1 (MR1) + Set Soft Lock Bit 1 (LMR1)			on page 45-4
0x2002–0x37FF	Module Register 2 (MR2) + Set Soft Lock Bit 2 (LMR2)–Module Register 6143 (MR6143) + Set Soft Lock Bit 6143 (LMR6143)			on page 45-4
0x3800	Soft Lock Bit Register 0 (SLBR0): Soft Lock Bits 0-3			on page 45-4
0x3801	Soft Lock Bit Register 1 (SLBR1): Soft Lock Bits 4-7			on page 45-4
0x3802–0x3DFF	Soft Lock Bit Register 2 (SLBR2): Soft Lock Bits 8-11 –Soft Lock Bit Register 1535 (SLBR1535): Soft Lock Bits 6140-6143			on page 45-4
0x3E00–0x3FFB	Reserved			
0x3FFC	Global Configuration Register (GCR)	R/W	0x0000_0000	on page 45-5

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the size of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

NOTE

Reserved registers in area #2 are handled according to the protected IP (module under protection).

45.3.2 Register descriptions

This section describes in address order all the REG_PROT registers. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams, in bit order.

45.3.2.1 Module registers (MR0-MR6143)

This is the lower 6 KB module memory space that holds all the functional registers of the module that is protected by the REG_PROT module.

45.3.2.2 Module register and set soft lock bit (LMR0-LNR6143)

This is memory area #3 that provides mirrored access to the MR0-6143 registers with the side effect of setting Soft Lock Bits in case of a write access to a MR that is defined as protectable by the locking mechanism. Each MR is protectable by one associated bit in a SLBR_n[SLB_m], according to the mapping described in [Table 45-2](#).

45.3.2.3 Soft lock bit register (SLBR0–SLBR1535)

These registers hold the soft lock bits for the protected registers in memory area #1.

Offset: 0x3800-0x3DFF Access: User read-only, Supervisor read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	SLB0	SLB1	SLB2	SLB3
W	WE0	WE1	WE2	WE3				
Reset	0	0	0	0	0	0	0	0

Figure 45-3. Soft lock bit register (SLBR_n)

Table 45-2. SLBR n field descriptions

Field	Description
WE0 WE1 WE2 WE3	Write Enable Bits for Soft Lock Bits (SLB). WE0 enables writing to SLB0 WE1 enables writing to SLB1 WE2 enables writing to SLB2 WE3 enables writing to SLB3 0 SLB is not modified. 1 Value is written to SLB.
SLB0 SLB1 SLB2 SLB3	Soft Lock Bits for one MR n register. SLB0 can block accesses to MR $\{n \times 4 + 0\}$ SLB1 can block accesses to MR $\{n \times 4 + 1\}$ SLB2 can block accesses to MR $\{n \times 4 + 2\}$ SLB3 can block accesses to MR $\{n \times 4 + 3\}$ 0 Associated MR n byte is unprotected and writable. 1 Associated MR n byte is locked against write accesses.

Table 45-3 gives some examples how SLBR n [SLB] and MR n go together.

Table 45-3. Soft lock bits vs. protected address

Soft lock bit	Protected address
SLBR0[SLB0]	MR0
SLBR0[SLB1]	MR1
SLBR0[SLB2]	MR2
SLBR0[SLB3]	MR3
SLBR1[SLB0]	MR4
SLBR1[SLB1]	MR5
SLBR1[SLB2]	MR6
SLBR1[SLB3]	MR7
SLBR2[SLB0]	MR8
...	...

45.3.2.4 Global configuration register (GCR)

This register makes global configurations related to the REG_PROT.

Address: Base + 0x3FFC

Access: Supervisor read/write, User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HLB	0	0	0	0	0	0	0	UAA	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 45-4. Global configuration register (GCR)

Table 45-4. GCR field descriptions

Field	Description
HLB	<p>Hard Lock Bit.</p> <p>This register cannot be cleared once it is set by software. It can only be cleared by a system reset.</p> <p>0 All SLB bits are accessible and can be modified.</p> <p>1 All SLB bits are write protected and cannot be modified.</p>
UAA	<p>User Access Allowed.</p> <p>0 The registers in the module under protection can only be written in supervisor mode. All write accesses in non-supervisor mode are not executed and a transfer error is issued. This access restriction is in addition to any access restrictions imposed by the protected IP module.</p> <p>1 The registers in the module under protection can be accessed in the mode defined for the module registers without any additional restrictions.</p>

NOTE

The GCR[UAA] bit has no effect on the allowed access modes for the registers in the REG_PROT module.

45.4 Functional description

45.4.1 General

This module provides a generic register (address) write-protection mechanism. The protection size can be:

- 32-bit (address == multiples of 4)
- 16-bit (address == multiples of 2)
- 8-bit (address == multiples of 1)
- Unprotected (address == multiples of 1)

The list of protected modules and registers is shown in [Section 45.6, PXS30 registers under protection](#).

For all addresses that are protected there are SLBR_n[SLB_m] bits that specify whether the address is locked. When an address is locked it can only be read but not written in any mode (supervisor/normal). If an address is unprotected, the corresponding SLBR_n[SLB_m] bit is always 0b0 no matter what value software attempts to write to the bit.

45.4.2 Change lock settings

To change the setting whether an address is locked or unlocked the corresponding $SLBR_n[SLB_m]$ bit needs to be changed. This can be done using the following methods:

- Modify the $SLBR_n[SLB_m]$ directly by writing to area #4
- Set the $SLBR_n[SLB_m]$ bit(s) by writing to the mirror module space (area #3)

Both methods are explained in the following sections.

45.4.2.1 Change lock settings directly via area #4

Memory area #4 contains the lock bits. They can be modified by writing to them. Each $SLBR_n[SLB_m]$ bit has a mask bit $SLBR_n[WE_m]$ that protects it from being modified. This masking makes clear-modify-write operations unnecessary.

Figure 45-5 shows two modification examples. In the left example there is a write access to the $SLBR_n$ register specifying a mask value that allows modification of all $SLBR_n[SLB_m]$ bits. The example on the right specifies a mask that only allows modification of the bits $SLBR_n[SLB\{3:1\}]$.




Figure 45-5. Change lock settings directly via area #4

Figure 45-5 showed four registers that can be protected with 8-bit protection. Registers with 16- and 32-bit protection are shown in Figure 45-6 and Figure 45-7, respectively.




Figure 45-6. Change lock settings for 16-bit protected addresses

On the right side of Figure 45-6 you can see that the data written to $SLBR_n[SLB\{0\}]$ is automatically written to $SLBR_n[SLB\{1\}]$ as well. This is done because the address reflected by $SLBR_n[SLB\{0\}]$ is has 16-bit protection. Note that in this case the write enable $SLBR_n[WE\{0\}]$ must be set while

$SLBR_n[WE\{1\}]$ does not matter. As the enable bits $SLBR_n[WE\{3:2\}]$ are cleared the lock bits $SLBR_n[SLB\{3:2\}]$ remain unchanged.

In the example on the left side of [Figure 45-6](#) the data written to $SLBR_n[SLB\{0\}]$ is mirrored to $SLBR_n[SLB\{1\}]$ and the data written to $SLBR_n[SLB\{2\}]$ is mirrored to $SLBR_n[SLB\{3\}]$ as for both registers the write enables are set.

[Figure 45-7](#) shows a register with 32-bit protection. When $SLBR_n[WE\{0\}]$ is set the data written to $SLBR_n[SLB\{0\}]$ is automatically written to $SLBR_n[SLB\{3:1\}]$ also. Otherwise $SLBR_n[SLB\{3:0\}]$ remains unchanged.




Figure 45-7. Change lock settings for 32-bit protected addresses

[Figure 45-8](#) shows an example of mixed protection size configuration.




Figure 45-8. Change lock settings for mixed protection

The data written to $SLBR_n[SLB\{0\}]$ is mirrored to $SLBR_n[SLB\{1\}]$ as the corresponding register is 16-bit protected. The data written to $SLBR_n[SLB\{2\}]$ is blocked as the corresponding register is unprotected. The data written to $SLBR_n[SLB\{3\}]$ is written to $SLBR_n[SLB\{3\}]$.

45.4.2.2 Enable locking via mirror module space (area #3)

It is possible to enable locking for a register after writing to it. To do so, you must use the mirrored module address space. [Figure 45-9](#) shows one example.




Figure 45-9. Enable locking via mirror module space (area #3)

When writing to address 0x0008 the registers MR9 and MR8 in the protected module are updated. The corresponding lock bits remain unchanged (left part of Figure 45-6).

When writing to address 0x2008 the registers MR9 and MR8 in the protected module are updated. The corresponding lock bits SLBR2[SLB{1:0}] are set while the lock bits SLBR2[SLB{3:2}] remain unchanged (right part of Figure 45-6).

Figure 45-10 shows an example where some addresses are protected and some are not:




Figure 45-10. Enable locking for protected and unprotected addresses

In the example in Figure 45-10 addresses 0x0C and 0x0D are unprotected. Therefore their corresponding lock bits SLBR3[SLB{1:0}] are always 0b0 (shown in bold). When doing a 32-bit write access to address 0x200C only lock bits SLBR3[SLB{3:2}] are set while bits SLBR3[SLB{1:0}] stay cleared.

NOTE

Lock bits can only be set via writes to the mirror module space. Reads from the mirror module space do not change the lock bits.

45.4.2.3 Write protection for locking bits

Changing the locking bits through any of the procedures mentioned in Section 45.4.2.1, Change lock settings directly via area #4, and Section 45.4.2.2, Enable locking via mirror module space (area #3), is only possible as long as the bit GCR[HLB] is cleared. Once this bit is set the locking bits can no longer be modified until there was a system reset.

45.4.3 Access errors

The REG_PROT module generates transfer errors under several circumstances. For the area definition refer to Figure 45-2.

1. If accessing area #1 or area #3, the REG_PROT module passes on any access error from the underlying protected module.

2. If user mode is not allowed, user writes to all areas assert a transfer error and the writes are blocked.
3. If accessing the reserved area #2, a transfer error is asserted.
4. If accessing unimplemented 32-bit registers in area #4 and area #5 a transfer error is asserted.
5. If writing to a register in area #1 and area #3 with Soft Lock Bit set for any of the affected bytes, a transfer error is asserted and the write is blocked. Also the complete write operation to non-protected bytes in this word is ignored.
6. If writing to a Soft Lock Register in area #4 with the Hard Lock Bit being set a transfer error is asserted.
7. Any write operation in any access mode to area #3 while Hard Lock Bit GCR[HLB] is set

45.5 Initialization/application information

45.5.1 Reset

The reset state of each individual bit is shown within the register description section (See [Section 45.3.2, Register descriptions](#)). In summary, after reset, locking for all MR_n registers is disabled. The registers can be accessed in supervisor mode only.

45.5.2 Writing C code using the register protection scheme

A set of macros provided as part of the device's header file defines the memory map, the peripheral registers, and the fields of these registers. These macros are intended to make working with the register protection scheme easier for the developers of device driver software and/or other application code. This section describes these macros and how to use them.

A first macro is made available to perform a write to the mirrored module register space (Area 3). As described in this document, this results in concurrently setting the corresponding soft lock bit, while writing to the module register. There are three flavors of this macro, to account for the different size of the related module register <thereg> (the value of <size> is 8, 16, or 32 bits):

```
WRITE_WITH_LOCK<size>(<thereg>, <newvalue>)
```

This macro writes the value <newvalue> into the register <thereg> assuming a register size of <size>. The parameter <thereg> must be the name of a register using the notation in the device's header file.

A second set of macros is made available to work with the soft lock bits provided by the register protection scheme. The value of these bits associated with a particular module register <thereg> can be retrieved, set, and cleared. The macros provided for this purpose are:

```
GET_SOFTLOCK(<thereg>, <dest>)
SET_SOFTLOCK<size>(<thereg>)
CLR_SOFTLOCK<size>(<thereg>)
```

The macro GET_SOFTLOCK retrieves the value of the soft lock bit register associated with the given register <thereg> and stores it in the variable <dest>; which is always an 8-bit value. The other two macros (SET_SOFTLOCK, CLR_SOFTLOCK) set or clear the softlock bits associated with the given register <thereg>; assuming this register has a size of 8, 16, or 32 bits as indicated by the macro name. For all three

macros, the parameter `<thereg>` must be the name of a register using the notation in the device's header file.

Three more macros are made available to modify bits in the Global Configuration Register (GCR) of the protection gasket for the corresponding block. In contrast to the earlier ones, these macros receive the base address of the corresponding block (usually named `<block_name>_BASEADDRESS`) as a parameter.

`SET_HARDLOCK(base)`

Sets the Hard Lock Bit HLB in the GCR register associated with the module identified by the given base address `<base>`.

`USER_ACCESS_FORBIDDEN(base)`

Clears the User Access Allowed Bit UAA in the GCR register associated with the module identified by the given base address `<base>`. When cleared, this bit denies any write access to the protected module in user mode and generates a transfer error in case of an attempt to write a protected register.

`USER_ACCESS_ALLOWED(base)`

Sets the User Access Allowed Bit UAA in the GCR register associated with the module identified by the given base address `<base>`. When set, this bit permits write accesses to the protected module in user mode when the corresponding register are not additionally protected by other means.

Finally, two more macros are provided to permit direct access to the registers in the register protection gasket using the same semantic as other register definitions in the header file:

`LOCK_SLB(thereg)`

provides the content of the soft lock bit register associated with the register `<thereg>`; the parameter `<thereg>` must be the name of the corresponding module register using the notation in the device's header file.

`LOCK_GCR(base)`

provides the content of the Global Configuration Register GCR for the block identified by its base address `<base>`; the parameter `<base>` must be the base address of the corresponding block.

45.6 PXS30 registers under protection

For registers not under protection from a non-supervisor write access (e.g., EBI[MCR] and I2C_n[IBAD]) (of all the I²C), the user can verify register contents with a periodic CRC to ensure that the registers values have not been altered during code execution.

Table 45-5. PXS30 register protection

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
Code Flash				
Code Flash	MCR	32	0x0000	32
Code Flash	LML	32	0x0004	32
Code Flash	HBL	32	0x0008	32
Code Flash	SLL	32	0x000C	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
Code Flash	BIU0	32	0x001C	32
Code Flash	BIU1	32	0x0020	32
Code Flash	BIU2	32	0x0024	32
Code Flash	UT0	32	0x003C	32
Code Flash	UT1	32	0x0040	32
Code Flash	UT2	32	0x0044	32
Code Flash	UMISR0	32	0x0048	32
Code Flash	UMISR1	32	0x004C	32
Code Flash	UMISR2	32	0x0050	32
Code Flash	UMISR3	32	0x0054	32
Code Flash	UMISR4	32	0x0058	32
Data Flash				
Data Flash	MCR	32	0x0000	32
Data Flash	LML	32	0x0004	32
Data Flash	SLL	32	0x000C	32
Data Flash	UT0	32	0x003C	32
Data Flash	UT1	32	0x0040	32
Data Flash	UMISR0	32	0x0048	32
Data Flash	UMISR1	32	0x004C	32
SIU lite				
SIUL	IRER	32	0x0018	32
SIUL	IREER	32	0x0028	32
SIUL	IFEER	32	0x002C	32
SIUL	IFER	32	0x0030	32
SIUL	PCR0	16	0x0040	16
SIUL	PCR1	16	0x0042	16
SIUL	PCR2	16	0x0044	16
SIUL	PCR3	16	0x0046	16
SIUL	PCR4	16	0x0048	16
SIUL	PCR5	16	0x004A	16
SIUL	PCR6	16	0x004C	16
SIUL	PCR7	16	0x004E	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR8	16	0x0050	16
SIUL	PCR9	16	0x0052	16
SIUL	PCR10	16	0x0054	16
SIUL	PCR11	16	0x0056	16
SIUL	PCR12	16	0x0058	16
SIUL	PCR13	16	0x005A	16
SIUL	PCR14	16	0x005C	16
SIUL	PCR15	16	0x005E	16
SIUL	PCR16	16	0x0060	16
SIUL	PCR17	16	0x0062	16
SIUL	PCR18	16	0x0064	16
SIUL	PCR19	16	0x0066	16
SIUL	PCR20	16	0x0068	16
SIUL	PCR21	16	0x006A	16
SIUL	PCR22	16	0x006C	16
SIUL	PCR23	16	0x006E	16
SIUL	PCR24	16	0x0070	16
SIUL	PCR25	16	0x0072	16
SIUL	PCR26	16	0x0074	16
SIUL	PCR27	16	0x0076	16
SIUL	PCR28	16	0x0078	16
SIUL	PCR29	16	0x007A	16
SIUL	PCR30	16	0x007C	16
SIUL	PCR31	16	0x007E	16
SIUL	PCR32	16	0x0080	16
SIUL	PCR33	16	0x0082	16
SIUL	PCR34	16	0x0084	16
SIUL	PCR36	16	0x0088	16
SIUL	PCR37	16	0x008A	16
SIUL	PCR38	16	0x008C	16
SIUL	PCR39	16	0x008E	16
SIUL	PCR42	16	0x0094	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR43	16	0x0096	16
SIUL	PCR44	16	0x0098	16
SIUL	PCR45	16	0x009A	16
SIUL	PCR46	16	0x009C	16
SIUL	PCR47	16	0x009E	16
SIUL	PCR48	16	0x00A0	16
SIUL	PCR49	16	0x00A2	16
SIUL	PCR50	16	0x00A4	16
SIUL	PCR51	16	0x00A6	16
SIUL	PCR52	16	0x00A8	16
SIUL	PCR53	16	0x00AA	16
SIUL	PCR54	16	0x00AC	16
SIUL	PCR55	16	0x00AE	16
SIUL	PCR56	16	0x00B0	16
SIUL	PCR57	16	0x00B2	16
SIUL	PCR58	16	0x00B4	16
SIUL	PCR59	16	0x00B6	16
SIUL	PCR60	16	0x00B8	16
SIUL	PCR62	16	0x00BC	16
SIUL	PCR64	16	0x00C0	16
SIUL	PCR66	16	0x00C4	16
SIUL	PCR68	16	0x00C8	16
SIUL	PCR69	16	0x00CA	16
SIUL	PCR70	16	0x00CC	16
SIUL	PCR71	16	0x00CE	16
SIUL	PCR73	16	0x00D2	16
SIUL	PCR74	16	0x00D4	16
SIUL	PCR75	16	0x00D6	16
SIUL	PCR76	16	0x00D8	16
SIUL	PCR78	16	0x00DC	16
SIUL	PCR80	16	0x00E0	16
SIUL	PCR84	16	0x00E8	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR85	16	0x00EA	16
SIUL	PCR86	16	0x00EC	16
SIUL	PCR87	16	0x00EE	16
SIUL	PCR88	16	0x00F0	16
SIUL	PCR89	16	0x00F2	16
SIUL	PCR90	16	0x00F4	16
SIUL	PCR91	16	0x00F6	16
SIUL	PCR92	16	0x00F8	16
SIUL	PCR93	16	0x00FA	16
SIUL	PCR94	16	0x00FC	16
SIUL	PCR95	16	0x00FE	16
SIUL	PCR98	16	0x0104	16
SIUL	PCR99	16	0x0106	16
SIUL	PCR100	16	0x0108	16
SIUL	PCR101	16	0x010A	16
SIUL	PCR102	16	0x010C	16
SIUL	PCR103	16	0x010E	16
SIUL	PCR108	16	0x0118	16
SIUL	PCR109	16	0x011A	16
SIUL	PCR110	16	0x011C	16
SIUL	PCR111	16	0x011E	16
SIUL	PCR112	16	0x0120	16
SIUL	PCR113	16	0x0122	16
SIUL	PCR114	16	0x0124	16
SIUL	PCR115	16	0x0126	16
SIUL	PCR116	16	0x0128	16
SIUL	PCR117	16	0x012A	16
SIUL	PCR118	16	0x012C	16
SIUL	PCR119	16	0x012E	16
SIUL	PCR120	16	0x0130	16
SIUL	PCR121	16	0x0132	16
SIUL	PCR122	16	0x0134	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR123	16	0x0136	16
SIUL	PCR124	16	0x0138	16
SIUL	PCR125	16	0x013A	16
SIUL	PCR126	16	0x013C	16
SIUL	PCR127	16	0x013E	16
SIUL	PCR128	16	0x0140	16
SIUL	PCR129	16	0x0142	16
SIUL	PCR130	16	0x0144	16
SIUL	PCR131	16	0x0146	16
SIUL	PCR132	16	0x014 8	16
SIUL	PCR133	16	0x014A	16
SIUL	PCR134	16	0x014C	16
SIUL	PCR135	16	0x014E	16
SIUL	PCR136	16	0x0150	16
SIUL	PCR137	16	0x0152	16
SIUL	PCR138	16	0x0154	16
SIUL	PCR139	16	0x0156	16
SIUL	PCR140	16	0x0158	16
SIUL	PCR141	16	0x015A	16
SIUL	PCR142	16	0x015C	16
SIUL	PCR143	16	0x015E	16
SIUL	PCR144	16	0x0160	16
SIUL	PCR145	16	0x0162	16
SIUL	PCR146	16	0x0164	16
SIUL	PCR147	16	0x0166	16
SIUL	PCR148	16	0x0168	16
SIUL	PCR149	16	0x016A	16
SIUL	PCR150	16	0x016C	16
SIUL	PCR151	16	0x016E	16
SIUL	PCR152	16	0x0170	16
SIUL	PCR153	16	0x0172	16
SIUL	PCR154	16	0x0174	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR155	16	0x0176	16
SIUL	PCR156	16	0x0178	16
SIUL	PCR157	16	0x017A	16
SIUL	PCR158	16	0x017C	16
SIUL	PCR159	16	0x017E	16
SIUL	PCR160	16	0x0180	16
SIUL	PCR161	16	0x0182	16
SIUL	PCR162	16	0x0184	16
SIUL	PCR163	16	0x0186	16
SIUL	PCR164	16	0x0188	16
SIUL	PCR165	16	0x018A	16
SIUL	PCR166	16	0x018C	16
SIUL	PCR167	16	0x018E	16
SIUL	PCR168	16	0x0190	16
SIUL	PCR169	16	0x0192	16
SIUL	PCR170	16	0x0194	16
SIUL	PCR171	16	0x0196	16
SIUL	PCR172	16	0x0198	16
SIUL	PCR173	16	0x019A	16
SIUL	PCR174	16	0x019C	16
SIUL	PCR175	16	0x019E	16
SIUL	PCR176	16	0x01A0	16
SIUL	PCR177	16	0x01A2	16
SIUL	PCR178	16	0x01A4	16
SIUL	PCR179	16	0x01A6	16
SIUL	PCR180	16	0x01A8	16
SIUL	PCR181	16	0x01AA	16
SIUL	PCR182	16	0x01AC	16
SIUL	PCR183	16	0x01AE	16
SIUL	PCR184	16	0x01B0	16
SIUL	PCR185	16	0x01B2	16
SIUL	PCR186	16	0x01B4	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR187	16	0x01B6	16
SIUL	PCR188	16	0x01B8	16
SIUL	PCR189	16	0x01BA	16
SIUL	PCR190	16	0x01BC	16
SIUL	PCR191	16	0x01BE	16
SIUL	PCR192	16	0x01C0	16
SIUL	PCR193	16	0x01C2	16
SIUL	PCR194	16	0x01C4	16
SIUL	PCR195	16	0x01C6	16
SIUL	PCR196	16	0x01C8	16
SIUL	PCR197	16	0x01CA	16
SIUL	PCR198	16	0x01CC	16
SIUL	PCR199	16	0x01CE	16
SIUL	PCR200	16	0x01D0	16
SIUL	PCR201	16	0x01D2	16
SIUL	PCR202	16	0x01D4	16
SIUL	PCR203	16	0x01D6	16
SIUL	PCR204	16	0x01D8	16
SIUL	PCR205	16	0x01DA	16
SIUL	PCR206	16	0x01DC	16
SIUL	PCR207	16	0x01DE	16
SIUL	PCR208	16	0x01E0	16
SIUL	PCR209	16	0x01E2	16
SIUL	PCR210	16	0x01E4	16
SIUL	PCR211	16	0x01E6	16
SIUL	PCR212	16	0x01E8	16
SIUL	PCR213	16	0x01EA	16
SIUL	PCR214	16	0x01EC	16
SIUL	PCR215	16	0x01EE	16
SIUL	PCR216	16	0x01F0	16
SIUL	PCR217	16	0x01F2	16
SIUL	PCR218	16	0x01F4	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PCR219	16	0x01F6	16
SIUL	PCR220	16	0x01F8	16
SIUL	PCR221	16	0x01FA	16
SIUL	PCR222	16	0x01FC	16
SIUL	PCR223	16	0x01FE	16
SIUL	PCR224	16	0x0200	16
SIUL	PCR225	16	0x0202	16
SIUL	PCR226	16	0x0204	16
SIUL	PCR227	16	0x0206	16
SIUL	PCR228	16	0x0208	16
SIUL	PCR229	16	0x020A	16
SIUL	PCR230	16	0x020C	16
SIUL	PCR231	16	0x020E	16
SIUL	PCR232	16	0x0210	16
SIUL	PCR233	16	0x0212	16
SIUL	PCR234	16	0x0214	16
SIUL	PCR235	16	0x0216	16
SIUL	PSMI0_3	32	0x0500	32
SIUL	PSMI4_7	32	0x0504	32
SIUL	PSMI8_11	32	0x0508	32
SIUL	PSMI12_15	32	0x050C	32
SIUL	PSMI16_19	32	0x0510	32
SIUL	PSMI20_23	32	0x0514	32
SIUL	PSMI24_27	32	0x0518	32
SIUL	PSMI28_31	32	0x051C	32
SIUL	PSMI32_35	32	0x0520	32
SIUL	PSMI36_39	32	0x0524	32
SIUL	PSMI40_43	32	0x0526	32
SIUL	PSMI44_47	32	0x052C	32
SIUL	PSMI48_51	32	0x0530	32
SIUL	PSMI52_55	32	0x0534	32
SIUL	PSMI56_59	32	0x0538	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PSMI60	32	0x053C	32
SIUL	GPDO0_3	32	0x0600	32
SIUL	GPDO4_7	32	0x0604	32
SIUL	GPDO8_11	32	0x0608	32
SIUL	GPDO12_15	32	0x060C	32
SIUL	GPDO16_19	32	0x0610	32
SIUL	GPDO20_23	32	0x0614	32
SIUL	GPDO24_27	32	0x0618	32
SIUL	GPDO28_31	32	0x061C	32
SIUL	GPDO32_35	32	0x0620	32
SIUL	GPDO36_39	32	0x0624	32
SIUL	GPDO40_43	32	0x0628	32
SIUL	GPDO44_47	32	0x062C	32
SIUL	GPDO48_51	32	0x0630	32
SIUL	GPDO52_55	32	0x0634	32
SIUL	GPDO56_59	32	0x0638	32
SIUL	GPDO60_63	32	0x063C	32
SIUL	GPDO64_67	32	0x0640	32
SIUL	GPDO68_71	32	0x0644	32
SIUL	GPDO72_75	32	0x0648	32
SIUL	GPDO76_79	32	0x064C	32
SIUL	GPDO80_83	32	0x0650	32
SIUL	GPDO84_87	32	0x0654	32
SIUL	GPDO88_91	32	0x0658	32
SIUL	GPDO92_95	32	0x065C	32
SIUL	GPDO96_99	32	0x0660	32
SIUL	GPDO100_103	32	0x0664	32
SIUL	GPDO108_111	32	0x066C	32
SIUL	GPDO112_115	32	0x0670	32
SIUL	GPDO116_119	32	0x0674	32
SIUL	GPDO120_123	32	0x0678	32
SIUL	GPDO124_127	32	0x067C	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	GPDO128_131	32	0x0680	32
SIUL	GPDO132_135	32	0x0684	32
SIUL	GPDO136_139	32	0x0688	32
SIUL	GPDO140_143	32	0x068C	32
SIUL	GPDO144_147	32	0x0690	32
SIUL	GPDO148_151	32	0x0694	32
SIUL	GPDO152_155	32	0x0698	32
SIUL	GPDO156_159	32	0x069C	32
SIUL	GPDO160_163	32	0x06A0	32
SIUL	GPDO164_167	32	0x06A4	32
SIUL	GPDO168_171	32	0x06A8	32
SIUL	GPDO172_175	32	0x06AC	32
SIUL	GPDO176_179	32	0x06B0	32
SIUL	GPDO180_183	32	0x06B4	32
SIUL	GPDO184_187	32	0x06B8	32
SIUL	GPDO188_191	32	0x06BC	32
SIUL	GPDO192_195	32	0x06C0	32
SIUL	GPDO196_199	32	0x06C4	32
SIUL	GPDO200_203	32	0x06C8	32
SIUL	GPDO204_207	32	0x06CC	32
SIUL	GPDO208_211	32	0x06D0	32
SIUL	GPDO212_215	32	0x06D4	32
SIUL	GPDO216_219	32	0x06D8	32
SIUL	GPDO220_223	32	0x06DC	32
SIUL	GPDO224_227	32	0x06E0	32
SIUL	GPDO228_231	32	0x06E4	32
SIUL	GPDO232_233	32	0x06E8	32
SIUL	PGPDO0	32	0x0C00	32
SIUL	PGPDO1	32	0x0C04	32
SIUL	PGPDO2	32	0x0C08	32
SIUL	PGPDO3	32	0x0C0C	32
SIUL	PGPDO4	32	0x0C10	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	PGPDO5	32	0x0C14	32
SIUL	PGPDO6	32	0x0C18	32
SIUL	PGPDO7	32	0x0C1C	32
SIUL	IFMC0	32	0x1000	32
SIUL	IFMC1	32	0x1004	32
SIUL	IFMC2	32	0x1008	32
SIUL	IFMC3	32	0x100C	32
SIUL	IFMC4	32	0x1010	32
SIUL	IFMC5	32	0x1014	32
SIUL	IFMC6	32	0x1018	32
SIUL	IFMC7	32	0x101C	32
SIUL	IFMC8	32	0x1020	32
SIUL	IFMC9	32	0x1024	32
SIUL	IFMC10	32	0x1028	32
SIUL	IFMC11	32	0x102C	32
SIUL	IFMC12	32	0x1030	32
SIUL	IFMC13	32	0x1034	32
SIUL	IFMC14	32	0x1038	32
SIUL	IFMC15	32	0x103C	32
SIUL	IFMC16	32	0x1040	32
SIUL	IFMC17	32	0x1044	32
SIUL	IFMC18	32	0x1048	32
SIUL	IFMC19	32	0x104C	32
SIUL	IFMC20	32	0x1050	32
SIUL	IFMC21	32	0x1054	32
SIUL	IFMC22	32	0x1058	32
SIUL	IFMC23	32	0x105C	32
SIUL	IFMC24	32	0x1060	32
SIUL	IFMC25	32	0x1064	32
SIUL	IFMC26	32	0x1068	32
SIUL	IFMC27	32	0x106C	32
SIUL	IFMC28	32	0x1070	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
SIUL	IFMC29	32	0x1074	32
SIUL	IFMC30	32	0x1078	32
SIUL	IFMC31	32	0x107C	32
SIUL	IFCP	32	0x1080	32
MC Mode Entry				
MC ME	ME	32	0x0008	32
MC_ME	IM	32	0x0010	32
MC ME	TEST_MC	32	0x0024	32
MC ME	SAFE_MC	32	0x0028	32
MC ME	DRUN_MC	32	0x002C	32
MC ME	RUN0_MC	32	0x0030	32
MC ME	RUN1_MC	32	0x0034	32
MC ME	RUN2_MC	32	0x0038	32
MC ME	RUN3_MC	32	0x003C	32
MC_ME	HALT0_MC	32	0x0040	32
MC_ME	STOP0_MC	32	0x0048	32
MC_ME	RUN_PC0	32	0x0080	32
MC_ME	RUN_PC1	32	0x0084	32
MC_ME	RUN_PC2	32	0x0088	32
MC_ME	RUN_PC3	32	0x008C	32
MC_ME	RUN_PC4	32	0x0090	32
MC_ME	RUN_PC5	32	0x0094	32
MC_ME	RUN_PC6	32	0x0098	32
MC_ME	RUN_PC7	32	0x009C	32
MC_ME	LP_PC0	32	0x00A0	32
MC_ME	LP_PC1	32	0x00A4	32
MC_ME	LP_PC2	32	0x00A8	32
MC_ME	LP_PC3	32	0x00AC	32
MC_ME	LP_PC4	32	0x00B0	32
MC_ME	LP_PC5	32	0x00B4	32
MC_ME	LP_PC6	32	0x00B8	32
MC_ME	LP_PC7	32	0x00BC	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
MC_ME	PCTL4	8	0x00C4	8
MC_ME	PCTL5	8	0x00C5	8
MC_ME	PCTL6	8	0x00C6	8
MC_ME	PCTL16	8	0x00D0	8
MC_ME	PCTL17	8	0x00D1	8
MC_ME	PCTL18	8	0x00D2	8
MC_ME	PCTL19	8	0x00D3	8
MC_ME	PCTL24	8	0x00D8	8
MC_ME	PCTL32	8	0x00E0	8
MC_ME	PCTL33	8	0x00E1	8
MC_ME	PCTL35	8	0x00E3	8
MC_ME	PCTL38	8	0x00E6	8
MC_ME	PCTL39	8	0x00E7	8
MC_ME	PCTL40	8	0x00E8	8
MC_ME	PCTL41	8	0x00E9	8
MC_ME	PCTL42	8	0x00EA	8
MC_ME	PCTL48	8	0x00F0	8
MC_ME	PCTL49	8	0x00F1	8
MC_ME	PCTL50	8	0x00F2	8
MC_ME	PCTL51	8	0x00F3	8
MC_ME	PCTL58	8	0x00FA	8
MC_ME	PCTL92	8	0x011C	8
XOSC				
XOSC	OSC_CTL	32	0x0000	32
IRC_OSC				
IRC_OSC	RC_CTL	32	0x0000	32
FMPLL _n				
FMPLL _n	CR	32	0x0000	32
FMPLL _n	MR	32	0x0004	32
I2C _n				
I2C _n	IBFD	8	0x0001	8
I2C _n	IBCR	8	0x0002	8

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
I2Cn	IBIC	8	0x0005	8
LINFlexDn				
LINFlexDn	LINCR1	32	0x0000	32
LINFlexDn	LINIER	32	0x0004	32
LINFlexDn	UARTCR	32	0x0010	32
LINFlexDn	LINTCSR	32	0x0018	32
LINFlexDn	LINOCR	32	0x001C	32
LINFlexDn	LINTOCR	32	0x0020	32
LINFlexDn	LINFBR	32	0x0024	32
LINFlexDn	LINIBRR	32	0x0028	32
LINFlexDn	LINCR2	32	0x0030	32
LINFlexDn	BIDR	32	0x0034	32
LINFlexDn	IFER	32	0x0040	32
LINFlexDn	IFMR	32	0x0048	32
LINFlexDn	IFCR20	32	0x004C	32
LINFlexDn	IFCR21	32	0x0050	32
LINFlexDn	IFCR22	32	0x0054	32
LINFlexDn	IFCR23	32	0x0058	32
LINFlexDn	IFCR24	32	0x005C	32
LINFlexDn	IFCR25	32	0x0060	32
LINFlexDn	IFCR26	32	0x0064	32
LINFlexDn	IFCR27	32	0x0068	32
LINFlexDn	IFCR28	32	0x006C	32
LINFlexDn	IFCR29	32	0x0070	32
LINFlexDn	IFCR210	32	0x0074	32
LINFlexDn	IFCR211	32	0x0078	32
LINFlexDn	IFCR212	32	0x007C	32
LINFlexDn	IFCR213	32	0x0080	32
LINFlexDn	IFCR214	32	0x0084	32
LINFlexDn	IFCR215	32	0x0088	32
LINFlexDn	GCR	32	0x008C	32
LINFlexDn	UARTPTO	32	0x0090	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
LINFlexDn	DMATXE	32	0x0098	32
LINFlexDn	DMARXE	32	0x009C	32
CMUn				
CMUn	CSR	32	0x0000	32
CMUn	HFREFR_A	32	0x0008	32
CMUn	LFREFR_A	32	0x000C	32
CMUn	MDR	32	0x0018	32
PIT				
PIT	PIT_TFLG3	32	0x013C	32
MC Clock Generation Module				
MC CGM	OC_EN	32	0x0000	32
MC CGM	OCDS_SC	32	0x0004	32
MC CGM	SC_DC0	8	0x000C	8
MC CGM	AC0_SC	32	0x0010	32
MC CGM	AC0_DC0	8	0x0014	8
MC CGM	AC1_SC	32	0x0018	32
MC CGM	AC1_DC0	8	0x001C	8
MC CGM	AC2_SC	32	0x0020	32
MC CGM	AC2_DC0	8	0x0024	8
MC CGM	AC3_SC	32	0x0028	32
MC CGM	AC3_DC0	8	0x002C	8
MC CGM	AC4_SC	32	0x0030	32
MC Reset Generation Module				
MC RGM	FERD	16	0x0004	16
MC RGM	DERD	16	0x0006	16
MC RGM	FEAR	16	0x0010	16
MC RGM	FESS	16	0x0018	16
MC RGM	FBRE	16	0x001C	16
PMC				
PMC	PMC_CFGR	32	0x0000	32
PMC	PMC_TRIM1	32	0x0010	32
PMC	PMC_TRIM2	32	0x0014	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
PMC	PMC_TRIM3	32	0x0018	32
PIT				
PIT	PITMCR	32	0x0000	32
PIT	LDVAL0	32	0x0100	32
PIT	TCTRL0	32	0x0108	32
PIT	LDVAL1	32	0x0110	32
PIT	TCTRL1	32	0x0118	32
PIT	LDVAL2	32	0x0120	32
PIT	TCTRL2	32	0x0128	32
PIT	LDVAL3	32	0x0130	32
PIT	TCTRL3	32	0x0138	32
ADC_n				
ADC _n	MCR	32	0x0000	32
ADC _n	IMR	32	0x0020	32
ADC _n	CIMR0	32	0x0024	32
ADC _n	WTIMR	32	0x0034	32
ADC _n	DMAE	32	0x0040	32
ADC _n	DMAR0	32	0x0044	32
ADC _n	THRHLR0	32	0x0060	32
ADC _n	THRHLR1	32	0x0064	32
ADC _n	THRHLR2	32	0x0068	32
ADC _n	THRHLR3	32	0x006C	32
ADC _n	PSCR	32	0x0080	32
ADC _n	PSR0	32	0x0084	32
ADC _n	CTR0	32	0x0094	32
ADC _n	NCMR0	32	0x00A4	32
ADC _n	JCMR0	32	0x00B4	32
ADC _n	PEDR	32	0x00C8	32
ADC _n	THRHLR4	32	0x0280	32
ADC _n	THRHLR5	32	0x0284	32
ADC _n	THRHLR6	32	0x0288	32
ADC _n	THRHLR7	32	0x028C	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
ADC _n	THRHLR8	32	0x0290	32
ADC _n	THRHLR9	32	0x0294	32
ADC _n	THRHLR10	32	0x0298	32
ADC _n	THRHLR11	32	0x029C	32
ADC _n	THRHLR12	32	0x02A0	32
ADC _n	THRHLR13	32	0x02A4	32
ADC _n	THRHLR14	32	0x02A8	32
ADC _n	THRHLR15	32	0x02AC	32
ADC _n	CWSELR0	32	0x02B0	32
ADC _n	CWSELR1	32	0x02B4	32
ADC _n	CWENR0	32	0x02E0	32
ADC _n	AWORR0	32	0x02F0	32
ADC _n	STCR1	32	0x0340	32
ADC _n	STCR2	32	0x0344	32
ADC _n	STCR3	32	0x0348	32
ADC _n	STBRR	32	0x034C	32
ADC _n	STAW0R	32	0x0380	32
ADC _n	STAW1AR	32	0x0384	32
ADC _n	STAW1BR	32	0x0388	32
ADC _n	STAW2R	32	0x038C	32
ADC _n	STAW3R	32	0x0390	32
ADC _n	STAW4R	32	0x0394	32
eTimer 0				
eTimer 0	COMP10	16	0x0000	16
eTimer 0	COMP20	16	0x0002	16
eTimer 0	LOAD0	16	0x0008	16
eTimer 0	CTRL10	16	0x000E	16
eTimer 0	CTRL20	16	0x0010	16
eTimer 0	CTRL30	16	0x0012	16
eTimer 0	INTDMA0	16	0x0016	16
eTimer 0	CMPLD10	16	0x0018	16
eTimer 0	CMPLD20	16	0x001A	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 0	CCCTRL0	16	0x001C	16
eTimer 0	FILT0	16	0x001E	16
eTimer 0	COMP11	16	0x0020	16
eTimer 0	COMP21	16	0x0022	16
eTimer 0	LOAD1	16	0x0028	16
eTimer 0	CTRL11	16	0x002E	16
eTimer 0	CTRL21	16	0x0030	16
eTimer 0	CTRL31	16	0x0032	16
eTimer 0	INTDMA1	16	0x0036	16
eTimer 0	CMPLD11	16	0x0038	16
eTimer 0	CMPLD21	16	0x003A	16
eTimer 0	CCCTRL1	16	0x003C	16
eTimer 0	FILT1	16	0x003E	16
eTimer 0	COMP12	16	0x0040	16
eTimer 0	COMP22	16	0x0042	16
eTimer 0	LOAD2	16	0x0048	16
eTimer 0	CTRL12	16	0x004E	16
eTimer 0	CTRL22	16	0x0050	16
eTimer 0	CTRL32	16	0x0052	16
eTimer 0	INTDMA2	16	0x0056	16
eTimer 0	CMPLD12	16	0x0058	16
eTimer 0	CMPLD22	16	0x005A	16
eTimer 0	CCCTRL2	16	0x005C	16
eTimer 0	FILT2	16	0x005E	16
eTimer 0	COMP13	16	0x0060	16
eTimer 0	COMP23	16	0x0062	16
eTimer 0	LOAD3	16	0x0068	16
eTimer 0	CTRL13	16	0x006E	16
eTimer 0	CTRL23	16	0x0070	16
eTimer 0	CTRL33	16	0x0072	16
eTimer 0	INTDMA3	16	0x0076	16
eTimer 0	CMPLD13	16	0x0078	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 0	CMPLD23	16	0x007A	16
eTimer 0	CCCTRL3	16	0x007C	16
eTimer 0	FILT3	16	0x007E	16
eTimer 0	COMP14	16	0x0080	16
eTimer 0	COMP24	16	0x0082	16
eTimer 0	LOAD4	16	0x0088	16
eTimer 0	CTRL14	16	0x008E	16
eTimer 0	CTRL24	16	0x0090	16
eTimer 0	CTRL34	16	0x0092	16
eTimer 0	INTDMA4	16	0x0096	16
eTimer 0	CMPLD14	16	0x0098	16
eTimer 0	CMPLD24	16	0x009A	16
eTimer 0	CCCTRL4	16	0x009C	16
eTimer 0	FILT4	16	0x009E	16
eTimer 0	COMP15	16	0x00A0	16
eTimer 0	COMP25	16	0x00A2	16
eTimer 0	LOAD5	16	0x00A8	16
eTimer 0	CTRL15	16	0x00AE	16
eTimer 0	CTRL25	16	0x00B0	16
eTimer 0	CTRL35	16	0x00B2	16
eTimer 0	INTDMA5	16	0x00B6	16
eTimer 0	CMPLD15	16	0x00B8	16
eTimer 0	CMPLD25	16	0x00BA	16
eTimer 0	CCCTRL5	16	0x00BC	16
eTimer 0	FILT5	16	0x00BE	16
eTimer 0	WDTOL	16	0x0100	16
eTimer 0	WDTOH	16	0x0102	16
eTimer 0	ENBL	16	0x010C	16
eTimer 0	DREQ0	16	0x0110	16
eTimer 0	DREQ1	16	0x0112	16
eTimer 1				
eTimer1	COMP10	16	0x0000	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 1	COMP20	16	0x0002	16
eTimer 1	LOAD0	16	0x0008	16
eTimer 1	CTRL10	16	0x000E	16
eTimer 1	CTRL20	16	0x0010	16
eTimer 1	CTRL30	16	0x0012	16
eTimer 1	INTDMA0	16	0x0016	16
eTimer 1	CMPLD10	16	0x0018	16
eTimer 1	CMPLD20	16	0x001A	16
eTimer 1	CCCTRL0	16	0x001C	16
eTimer 1	FILT0	16	0x001E	16
eTimer 1	COMP11	16	0x0020	16
eTimer 1	COMP21	16	0x0022	16
eTimer 1	LOAD1	16	0x0028	16
eTimer 1	CTRL11	16	0x002E	16
eTimer 1	CTRL21	16	0x0030	16
eTimer 1	CTRL31	16	0x0032	16
eTimer 1	INTDMA1	16	0x0036	16
eTimer 1	CMPLD11	16	0x0038	16
eTimer 1	CMPLD21	16	0x003A	16
eTimer 1	CCCTRL1	16	0x003C	16
eTimer 1	FILT1	16	0x003E	16
eTimer 1	COMP12	16	0x0040	16
eTimer 1	COMP22	16	0x0042	16
eTimer 1	LOAD2	16	0x0048	16
eTimer 1	CTRL12	16	0x004E	16
eTimer 1	CTRL22	16	0x0050	16
eTimer 1	CTRL32	16	0x0052	16
eTimer 1	INTDMA2	16	0x0056	16
eTimer 1	CMPLD12	16	0x0058	16
eTimer 1	CMPLD22	16	0x005A	16
eTimer 1	CCCTRL2	16	0x005C	16
eTimer 1	FILT2	16	0x005E	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 1	COMP13	16	0x0060	16
eTimer 1	COMP23	16	0x0062	16
eTimer 1	LOAD3	16	0x0068	16
eTimer 1	CTRL13	16	0x006E	16
eTimer 1	CTRL23	16	0x0070	16
eTimer 1	CTRL33	16	0x0072	16
eTimer 1	INTDMA3	16	0x0076	16
eTimer 1	CMPLD13	16	0x0078	16
eTimer 1	CMPLD23	16	0x007A	16
eTimer 1	CCCTRL3	16	0x007C	16
eTimer 1	FILT3	16	0x007E	16
eTimer 1	COMP14	16	0x0080	16
eTimer 1	COMP24	16	0x0082	16
eTimer 1	LOAD4	16	0x0088	16
eTimer 1	CTRL14	16	0x008E	16
eTimer 1	CTRL24	16	0x0090	16
eTimer 1	CTRL34	16	0x0092	16
eTimer 1	INTDMA4	16	0x0096	16
eTimer 1	CMPLD14	16	0x0098	16
eTimer 1	CMPLD24	16	0x009A	16
eTimer 1	CCCTRL4	16	0x009C	16
eTimer 1	FILT4	16	0x009E	16
eTimer 1	COMP15	16	0x00A0	16
eTimer 1	COMP25	16	0x00A2	16
eTimer 1	LOAD5	16	0x00A8	16
eTimer 1	CTRL15	16	0x00AE	16
eTimer 1	CTRL25	16	0x00B0	16
eTimer 1	CTRL35	16	0x00B2	16
eTimer 1	INTDMA5	16	0x00B6	16
eTimer 1	CMPLD15	16	0x00B8	16
eTimer 1	CMPLD25	16	0x00BA	16
eTimer 1	CCCTRL5	16	0x00BC	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 1	FILT5	16	0x00BE	16
eTimer 1	ENBL	16	0x010C	16
eTimer 1	DREQ0	16	0x0110	16
eTimer 1	DREQ1	16	0x0112	16
eTimer 2				
eTimer 2	COMP10	16	0x0000	16
eTimer 2	COMP20	16	0x0002	16
eTimer 2	LOAD0	16	0x0008	16
eTimer 2	CTRL10	16	0x000E	16
eTimer 2	CTRL20	16	0x0010	16
eTimer 2	CTRL30	16	0x0012	16
eTimer 2	INTDMA0	16	0x0016	16
eTimer 2	CMPLD10	16	0x0018	16
eTimer 2	CMPLD20	16	0x001A	16
eTimer 2	CCCTRL0	16	0x001C	16
eTimer 2	FILT0	16	0x001E	16
eTimer 2	COMP11	16	0x0020	16
eTimer 2	COMP21	16	0x0022	16
eTimer 2	LOAD1	16	0x0028	16
eTimer 2	CTRL11	16	0x002E	16
eTimer 2	CTRL21	16	0x0030	16
eTimer 2	CTRL31	16	0x0032	16
eTimer 2	INTDMA1	16	0x0036	16
eTimer 2	CMPLD11	16	0x0038	16
eTimer 2	CMPLD21	16	0x003A	16
eTimer 2	CCCTRL1	16	0x003C	16
eTimer 2	FILT1	16	0x003E	16
eTimer 2	COMP12	16	0x0040	16
eTimer 2	COMP22	16	0x0042	16
eTimer 2	LOAD2	16	0x0048	16
eTimer 2	CTRL12	16	0x004E	16
eTimer 2	CTRL22	16	0x0050	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 2	CTRL32	16	0x0052	16
eTimer 2	INTDMA2	16	0x0056	16
eTimer 2	CMPLD12	16	0x0058	16
eTimer 2	CMPLD22	16	0x005A	16
eTimer 2	CCCTRL2	16	0x005C	16
eTimer 2	FILT2	16	0x005E	16
eTimer 2	COMP13	16	0x0060	16
eTimer 2	COMP23	16	0x0062	16
eTimer 2	LOAD3	16	0x0068	16
eTimer 2	CTRL13	16	0x006E	16
eTimer 2	CTRL23	16	0x0070	16
eTimer 2	CTRL33	16	0x0072	16
eTimer 2	INTDMA3	16	0x0076	16
eTimer 2	CMPLD13	16	0x0078	16
eTimer 2	CMPLD23	16	0x007A	16
eTimer 2	CCCTRL3	16	0x007C	16
eTimer 2	FILT3	16	0x007E	16
eTimer 2	COMP14	16	0x0080	16
eTimer 2	COMP24	16	0x0082	16
eTimer 2	LOAD4	16	0x0088	16
eTimer 2	CTRL14	16	0x008E	16
eTimer 2	CTRL24	16	0x0090	16
eTimer 2	CTRL34	16	0x0092	16
eTimer 2	INTDMA4	16	0x0096	16
eTimer 2	CMPLD14	16	0x0098	16
eTimer 2	CMPLD24	16	0x009A	16
eTimer 2	CCCTRL4	16	0x009C	16
eTimer 2	FILT4	16	0x009E	16
eTimer 2	COMP15	16	0x00A0	16
eTimer 2	COMP25	16	0x00A2	16
eTimer 2	LOAD5	16	0x00A8	16
eTimer 2	CTRL15	16	0x00AE	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
eTimer 2	CTRL25	16	0x00B0	16
eTimer 2	CTRL35	16	0x00B2	16
eTimer 2	INTDMA5	16	0x00B6	16
eTimer 2	CMPLD15	16	0x00B8	16
eTimer 2	CMPLD25	16	0x00BA	16
eTimer 2	CCCTRL5	16	0x00BC	16
eTimer 2	FILT5	16	0x00BE	16
eTimer 2	ENBL	16	0x010C	16
eTimer 2	DREQ0	16	0x0110	16
eTimer 2	DREQ1	16	0x0112	16
DMACHMUX				
DMACHMUX	CHCONFIG0	8	0x0000	8
DMACHMUX	CHCONFIG1	8	0x0001	8
DMACHMUX	CHCONFIG2	8	0x0002	8
DMACHMUX	CHCONFIG3	8	0x0003	8
DMACHMUX	CHCONFIG4	8	0x0004	8
DMACHMUX	CHCONFIG5	8	0x0005	8
DMACHMUX	CHCONFIG6	8	0x0006	8
DMACHMUX	CHCONFIG7	8	0x0007	8
DMACHMUX	CHCONFIG8	8	0x0008	8
DMACHMUX	CHCONFIG9	8	0x0009	8
DMACHMUX	CHCONFIG10	8	0x000A	8
DMACHMUX	CHCONFIG11	8	0x000B	8
DMACHMUX	CHCONFIG12	8	0x000C	8
DMACHMUX	CHCONFIG13	8	0x000D	8
DMACHMUX	CHCONFIG14	8	0x000E	8
DMACHMUX	CHCONFIG15	8	0x000F	8
DRAMC				
DRAMC	sys_config	32	0x0000	32
DRAMC	time_config0	32	0x0004	32
DRAMC	time_config1	32	0x0008	32
DRAMC	time_config2	32	0x000C	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
DRAMC	command	32	0x0010	32
DRAMC	self_refresh_cmd_0	32	0x0018	32
DRAMC	self_refresh_cmd_1	32	0x001C	32
DRAMC	self_refresh_cmd_2	32	0x0020	32
DRAMC	self_refresh_cmd_3	32	0x0024	32
DRAMC	self_refresh_cmd_4	32	0x0028	32
DRAMC	self_refresh_cmd_5	32	0x002C	32
DRAMC	self_refresh_cmd_6	32	0x0030	32
DRAMC	self_refresh_cmd_7	32	0x0034	32
DRAMC	DQS_Config_Offset_Count	32	0x0038	32
DRAMC	DQS_Config_Offset_time	32	0x003C	32
DRAMC	Aux_config	32	0x0044	32
DRAMC	SELF_TEST_DATA_OUT_HIGH	32	0x0048	32
DRAMC	SELF_TEST_DATA_OUT_LO	32	0x004C	32
DRAMC	SELF_TEST_DATA_EXPECT_HIGH	32	0x0050	32
DRAMC	SELF_TEST_DATA_EXPECT_LOW	32	0x0054	32
DRAMC	compact_command	32	0x0014	32
EBI				
EBI	EBI_BMCR	32	0x000C	32
EBI	EBI_BR0	32	0x0010	32
EBI	EBI_OR0	32	0x0014	32
EBI	EBI_BR1	32	0x0018	32
EBI	EBI_OR1	32	0x001C	32
EBI	EBI_BR2	32	0x0020	32
EBI	EBI_OR2	32	0x0024	32
EBI	EBI_BR3	32	0x0028	32
EBI	EBI_OR3	32	0x002C	32
EBI	EBI_CAL_BR0	32	0x0040	32
EBI	EBI_CAL_OR0	32	0x0044	32
EBI	EBI_CAL_BR	32	0x0048	32
EBI	EBI_CAL_OR1	32	0x004C	32
EBI	EBI_CAL_BR2	32	0x0050	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
EBI	EBI_CAL_OR2	32	0x0054	32
EBI	EBI_CAL_BR3	32	0x0058	32
EBI	EBI_CAL_OR3	32	0x005C	32
FCCU				
FCCU	CFG	32	0x0008	32
FCCU	CF_CFG0	32	0x000C	32
FCCU	CF_CFG1	32	0x0010	32
FCCU	CF_CFG2	32	0x0014	32
FCCU	CF_CFG3	32	0x0018	32
FCCU	NCF_CFG0	32	0x001C	32
FCCU	NCF_CFG1	32	0x0020	32
FCCU	NCF_CFG2	32	0x0024	32
FCCU	NCF_CFG3	32	0x0028	32
FCCU	CFS_CFG0	32	0x002C	32
FCCU	CFS_CFG1	32	0x0030	32
FCCU	CFS_CFG2	32	0x0034	32
FCCU	CFS_CFG3	32	0x0038	32
FCCU	CFS_CFG4	32	0x003C	32
FCCU	CFS_CFG5	32	0x0040	32
FCCU	CFS_CFG6	32	0x0044	32
FCCU	CFS_CFG7	32	0x0048	32
FCCU	NCFS_CFG0	32	0x004C	32
FCCU	NCFS_CFG1	32	0x0050	32
FCCU	NCFS_CFG2	32	0x0054	32
FCCU	NCFS_CFG3	32	0x0058	32
FCCU	NCFS_CFG4	32	0x005C	32
FCCU	NCFS_CFG5	32	0x0060	32
FCCU	NCFS_CFG6	32	0x0064	32
FCCU	NCFS_CFG7	32	0x0068	32
FCCU	NCFE0	32	0x0094	32
FCCU	NCFE1	32	0x0098	32
FCCU	NCFE2	32	0x009C	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FCCU	NCFE3	32	0x00A0	32
FCCU	NCF_TOE0	32	0x00A4	32
FCCU	NCF_TOE1	32	0x00A8	32
FCCU	NCF_TOE2	32	0x00AC	32
FCCU	NCF_TOE3	32	0x00B0	32
FCCU	NCF_TO	32	0x00B4	32
FCCU	CFG_TO	32	0x00B8	32
FCCU	EINOUT	32	0x00BC	32
FCCU	CFF	32	0x00D8	32
FCCU	NCF	32	0x00DC	32
FCCU	IRQ_EN	32	0x00E4	32
FEC				
FEC	EIMR	32	0x0008	32
FEC	RDAR	32	0x0010	32
FEC	TDAR	32	0x0014	32
FEC	ECR	32	0x0024	32
FEC	MMFR	32	0x0040	32
FEC	MSCR	32	0x0044	32
FEC	MIBC	32	0x0064	32
FEC	RCR	32	0x0084	32
FEC	TCR	32	0x00C4	32
FEC	PALR	32	0x00E4	32
FEC	PAUR	32	0x00E8	32
FEC	OPD	32	0x00EC	32
FEC	IAUR	32	0x0118	32
FEC	IALR	32	0x011C	32
FEC	GAUR	32	0x0120	32
FEC	GALR	32	0x0124	32
FEC	RANDOM	32	0x0128	32
FEC	RAND1	32	0x012C	32
FEC	FIFO_ID	32	0x0140	32
FEC	TFWR	32	0x0144	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FEC	FRBR	32	0x014C	32
FEC	FRSR	32	0x0150	32
FEC	ERDSR	32	0x0180	32
FEC	ETDSR	32	0x0184	32
FEC	EMRBR	32	0x0188	32
FEC	DMA_CONTROL	32	0x01F4	32
FLEXPWM				
FlexPWM	INIT0	16	0x0002	16
FlexPWM	CTRL20	16	0x0004	16
FlexPWM	CTRL10	16	0x0006	16
FlexPWM	VAL_00	16	0x0008	16
FlexPWM	VAL_10	16	0x000A	16
FlexPWM	VAL_20	16	0x000C	16
FlexPWM	VAL_30	16	0x000E	16
FlexPWM	VAL_40	16	0x0010	16
FlexPWM	VAL_50	16	0x0012	16
FlexPWM	OCTRL0	16	0x0018	16
FlexPWM	INTEN0	16	0x001C	16
FlexPWM	DMAEN0	16	0x001E	16
FlexPWM	TCTRL0	16	0x0020	16
FlexPWM	DISMAP0	16	0x0022	16
FlexPWM	DTCNT00	16	0x0024	16
FlexPWM	DTCNT10	16	0x0026	16
FlexPWM	CAPTCTRLX0	16	0x0030	16
FlexPWM	CAPTCMPX0	16	0x0032	16
FlexPWM	INIT1	16	0x0050	16
FlexPWM	CTRL21	16	0x0054	16
FlexPWM	CTRL11	16	0x0056	16
FlexPWM	VAL_01	16	0x0058	16
FlexPWM	VAL_11	16	0x005A	16
FlexPWM	VAL_21	16	0x005C	16
FlexPWM	VAL_31	16	0x005E	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexPWM	VAL_41	16	0x0060	16
FlexPWM	VAL_51	16	0x0062	16
FlexPWM	OCTRL1	16	0x0068	16
FlexPWM	INTEN1	16	0x006C	16
FlexPWM	DMAEN1	16	0x006E	16
FlexPWM	TCTRL1	16	0x0070	16
FlexPWM	DISMAP1	16	0x0072	16
FlexPWM	DTCNT01	16	0x0074	16
FlexPWM	DTCNT11	16	0x0076	16
FlexPWM	CAPTCTRLX1	16	0x0080	16
FlexPWM	CAPTCMPX1	16	0x0082	16
FlexPWM	INIT2	16	0x00A2	16
FlexPWM	CTRL22	16	0x00A4	16
FlexPWM	CTRL12	16	0x00A6	16
FlexPWM	VAL_02	16	0x00A8	16
FlexPWM	VAL_12	16	0x00AA	16
FlexPWM	VAL_22	16	0x00AC	16
FlexPWM	VAL_32	16	0x00AE	16
FlexPWM	VAL_42	16	0x00B0	16
FlexPWM	VAL_52	16	0x00B2	16
FlexPWM	OCTRL2	16	0x00B8	16
FlexPWM	INTEN2	16	0x00BC	16
FlexPWM	DMAEN2	16	0x00BE	16
FlexPWM	TCTRL2	16	0x00C0	16
FlexPWM	DISMAP2	16	0x00C2	16
FlexPWM	DTCNT02	16	0x00C4	16
FlexPWM	DTCNT12	16	0x00C6	16
FlexPWM	CAPTCTRLX2	16	0x00D0	16
FlexPWM	CAPTCMPX2	16	0x00D2	16
FlexPWM	INIT3	16	0x00F2	16
FlexPWM	CTRL23	16	0x00F4	16
FlexPWM	CTRL13	16	0x00F6	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexPWM	VAL_03	16	0x00F8	16
FlexPWM	VAL_13	16	0x00FA	16
FlexPWM	VAL_23	16	0x00FC	16
FlexPWM	VAL_33	16	0x00FE	16
FlexPWM	VAL_43	16	0x0100	16
FlexPWM	VAL_53	16	0x0102	16
FlexPWM	OCTRL3	16	0x0108	16
FlexPWM	INTEN3	16	0x010C	16
FlexPWM	DMAEN3	16	0x010E	16
FlexPWM	TCTRL3	16	0x0110	16
FlexPWM	DISMAP3	16	0x0112	16
FlexPWM	DTCNT03	16	0x0114	16
FlexPWM	DTCNT13	16	0x0116	16
FlexPWM	CAPTCTRLX3	16	0x0120	16
FlexPWM	CAPTCMPX3	16	0x0122	16
FlexPWM	OUTEN	16	0x0140	16
FlexPWM	MASK	16	0x0142	16
FlexPWM	SWCOUT	16	0x0144	16
FlexPWM	DTSRCSEL	16	0x0146	16
FlexPWM	MCTRL	16	0x0148	16
FlexPWM	FCTRL	16	0x014C	16
DSPI_n				
DSPI _n	MCR	32	0x0000	32
DSPI _n	TCR	32	0x0008	32
DSPI _n	CTAR0	32	0x000C	32
DSPI _n	DSPI_CTAR1	32	0x0010	32
DSPI _n	CTAR2	32	0x0014	32
DSPI _n	CTAR3	32	0x0018	32
DSPI _n	RSER	32	0x0030	32
CRC				
CRC	CFG0	32	0x0000	32
CRC	CFG1	32	0x0010	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
CRC	CFG2	32	0x0020	32
CTUn				
CTUn	TGSISR	32	0x0000	32
CTUn	TGSCR	16	0x0004	16
CTUn	T0CR	16	0x0006	16
CTUn	T1CR	16	0x0008	16
CTUn	T2CR	16	0x000A	16
CTUn	T3CR	16	0x000C	16
CTUn	T4CR	16	0x000E	16
CTUn	T5CR	16	0x0010	16
CTUn	T6CR	16	0x0012	16
CTUn	T7CR	16	0x0014	16
CTUn	TGSCCR	16	0x0016	16
CTUn	TGSCRR	16	0x0018	16
CTUn	CLCR1	32	0x001C	32
CTUn	CLCR2	32	0x0020	32
CTUn	THCR1	32	0x0024	32
CTUn	THCR2	32	0x0028	32
CTUn	CLR1	16	0x002C	16
CTUn	CLR2	16	0x002E	16
CTUn	CLR3	16	0x0030	16
CTUn	CLR4	16	0x0032	16
CTUn	CLR5	16	0x0034	16
CTUn	CLR6	16	0x0036	16
CTUn	CLR7	16	0x0038	16
CTUn	CLR8	16	0x003A	16
CTUn	CLR9	16	0x003C	16
CTUn	CLR10	16	0x003E	16
CTUn	CLR11	16	0x0040	16
CTUn	CLR12	16	0x0042	16
CTUn	CLR13	16	0x0044	16
CTUn	CLR14	16	0x0046	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
CTUn	CLR15	16	0x0048	16
CTUn	CLR16	16	0x004A	16
CTUn	CLR17	16	0x004C	16
CTUn	CLR18	16	0x004E	16
CTUn	CLR19	16	0x0050	16
CTUn	CLR20	16	0x0052	16
CTUn	CLR21	16	0x0054	16
CTUn	CLR22	16	0x0056	16
CTUn	CLR23	16	0x0058	16
CTUn	CLR24	16	0x005A	16
CTUn	CR	16	0x006C	16
CTUn	FCR	32	0x0070	32
CTUn	TH1	32	0x0074	32
CTUn	CTUIR	16	0x00C4	16
CTUn	COTR	16	0x00C6	16
CTUn	CTUCR	16	0x00C8	16
CTUn	FILTER	16	0x00CA	16
CTUn	EXPECTED_A	16	0x00CC	16
CTUn	EXPECTED_B	16	0x00CE	16
CTUn	CNT_RANGE	16	0x00D0	16
FlexCANn				
FlexCANn	MCR	32	0x0000	32
FlexCANn	CTRL	32	0x0004	32
FlexCANn	RXGMASK	32	0x0010	32
FlexCANn	RX14MASK	32	0x0014	32
FlexCANn	RX15MASK	32	0x0018	32
FlexCANn	IMASK1	32	0x0028	32
FlexCANn	MSG0_CS	32	0x0080	32
FlexCANn	MSG0_ID	32	0x0084	32
FlexCANn	MSG1_CS	32	0x0090	32
FlexCANn	MSG1_ID	32	0x0094	32
FlexCANn	MSG2_CS	32	0x00A0	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexCAN n	MSG2_ID	32	0x00A4	32
FlexCAN n	MSG3_CS	32	0x00B0	32
FlexCAN n	MSG3_ID	32	0x00B4	32
FlexCAN n	MSG4_CS	32	0x00C0	32
FlexCAN n	MSG4_ID	32	0x00C4	32
FlexCAN n	MSG5_CS	32	0x00D0	32
FlexCAN n	MSG5_ID	32	0x00D4	32
FlexCAN n	MSG6_CS	32	0x00E0	32
FlexCAN n	MSG6_ID	32	0x00E4	32
FlexCAN n	MSG7_CS	32	0x00F0	32
FlexCAN n	MSG7_ID	32	0x00F4	32
FlexCAN n	MSG8_CS	32	0x0100	32
FlexCAN n	MSG8_ID	32	0x0104	32
FlexCAN n	MSG9_CS	32	0x0110	32
FlexCAN n	MSG9_ID	32	0x0114	32
FlexCAN n	MSG10_CS	32	0x0120	32
FlexCAN n	MSG10_ID	32	0x0124	32
FlexCAN n	MSG11_CS	32	0x0130	32
FlexCAN n	MSG11_ID	32	0x0134	32
FlexCAN n	MSG12_CS	32	0x0140	32
FlexCAN n	MSG12_ID	32	0x0144	32
FlexCAN n	MSG13_CS	32	0x0150	32
FlexCAN n	MSG13_ID	32	0x0154	32
FlexCAN n	MSG14_CS	32	0x0160	32
FlexCAN n	MSG14_ID	32	0x0164	32
FlexCAN n	MSG15_CS	32	0x0170	32
FlexCAN n	MSG15_ID	32	0x0174	32
FlexCAN n	MSG16_CS	32	0x0180	32
FlexCAN n	MSG16_ID	32	0x0184	32
FlexCAN n	MSG17_CS	32	0x0190	32
FlexCAN n	MSG17_ID	32	0x0194	32
FlexCAN n	MSG18_CS	32	0x01A0	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexCAN n	MSG18_ID	32	0x01A4	32
FlexCAN n	MSG19_CS	32	0x01B0	32
FlexCAN n	MSG19_ID	32	0x01B4	32
FlexCAN n	MSG20_CS	32	0x01C0	32
FlexCAN n	MSG20_ID	32	0x01C4	32
FlexCAN n	MSG21_CS	32	0x01D0	32
FlexCAN n	MSG21_ID	32	0x01D4	32
FlexCAN n	MSG22_CS	32	0x01E0	32
FlexCAN n	MSG22_ID	32	0x01E4	32
FlexCAN n	MSG23_CS	32	0x01F0	32
FlexCAN n	MSG23_ID	32	0x01F4	32
FlexCAN n	MSG24_CS	32	0x0200	32
FlexCAN n	MSG24_ID	32	0x0204	32
FlexCAN n	MSG25_CS	32	0x0210	32
FlexCAN n	MSG25_ID	32	0x0214	32
FlexCAN n	MSG26_CS	32	0x0220	32
FlexCAN n	MSG26_ID	32	0x0224	32
FlexCAN n	MSG27_CS	32	0x0230	32
FlexCAN n	MSG27_ID	32	0x0234	32
FlexCAN n	MSG28_CS	32	0x0240	32
FlexCAN n	MSG28_ID	32	0x0244	32
FlexCAN n	MSG29_CS	32	0x0250	32
FlexCAN n	MSG29_ID	32	0x0254	32
FlexCAN n	MSG30_CS	32	0x0260	32
FlexCAN n	MSG30_ID	32	0x0264	32
FlexCAN n	MSG31_CS	32	0x0270	32
FlexCAN n	MSG31_ID	32	0x0274	32
FlexCAN n	RXIMR0	32	0x0880	32
FlexCAN n	RXIMR1	32	0x0884	32
FlexCAN n	RXIMR2	32	0x0888	32
FlexCAN n	RXIMR3	32	0x088C	32
FlexCAN n	RXIMR4	32	0x0890	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexCAN n	RXIMR5	32	0x0894	32
FlexCAN n	RXIMR6	32	0x0898	32
FlexCAN n	RXIMR7	32	0x089C	32
FlexCAN n	RXIMR8	32	0x08A0	32
FlexCAN n	RXIMR9	32	0x08A4	32
FlexCAN n	RXIMR10	32	0x08A8	32
FlexCAN n	RXIMR11	32	0x08AC	32
FlexCAN n	RXIMR12	32	0x08B0	32
FlexCAN n	RXIMR13	32	0x08B4	32
FlexCAN n	RXIMR14	32	0x08B8	32
FlexCAN n	RXIMR15	32	0x08BC	32
FlexCAN n	RXIMR16	32	0x08C0	32
FlexCAN n	RXIMR17	32	0x08C4	32
FlexCAN n	RXIMR18	32	0x08C8	32
FlexCAN n	RXIMR19	32	0x08CC	32
FlexCAN n	RXIMR20	32	0x08D0	32
FlexCAN n	RXIMR21	32	0x08D4	32
FlexCAN n	RXIMR22	32	0x08D8	32
FlexCAN n	RXIMR23	32	0x08DC	32
FlexCAN n	RXIMR24	32	0x08E0	32
FlexCAN n	RXIMR25	32	0x08E4	32
FlexCAN n	RXIMR26	32	0x08E8	32
FlexCAN n	RXIMR27	32	0x08EC	32
FlexCAN n	RXIMR28	32	0x08F0	32
FlexCAN n	RXIMR29	32	0x08F4	32
FlexCAN n	RXIMR30	32	0x08F8	32
FlexCAN n	RXIMR31	32	0x08FC	32
FlexRay				
FlexRay	MCR	16	0x0002	16
FlexRay	SYMBADHR	16	0x0004	16
FlexRay	SYMBADLR	16	0x0006	16
FlexRay	STBSCR	16	0x0008	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	MBDSR	16	0x000C	16
FlexRay	MBSSUTR	16	0x000E	16
FlexRay	POCR	16	0x0014	16
FlexRay	GIFER	16	0x0016	16
FlexRay	PIER0	16	0x001C	16
FlexRay	PIER1	16	0x001E	16
FlexRay	SYMATOR	16	0x003E	16
FlexRay	SFTOR	16	0x0042	16
FlexRay	SFTCCSR	16	0x0044	16
FlexRay	SFIDRFR	16	0x0046	16
FlexRay	SFIDAFVR	16	0x0048	16
FlexRay	SFIDAFMR	16	0x004A	16
FlexRay	NMVLRL	16	0x0058	16
FlexRay	TICCR	16	0x005A	16
FlexRay	TI1CYSR	16	0x005C	16
FlexRay	TI1MTOR	16	0x005E	16
FlexRay	TI2CR0	16	0x0060	16
FlexRay	TI2CR1	16	0x0062	16
FlexRay	MTSACFR	16	0x0080	16
FlexRay	MTSBCFR	16	0x0082	16
FlexRay	RFRFCTR	16	0x009A	16
FlexRay	PCR0	16	0x00A0	16
FlexRay	PCR1	16	0x00A2	16
FlexRay	PCR2	16	0x00A4	16
FlexRay	PCR3	16	0x00A6	16
FlexRay	PCR4	16	0x00A8	16
FlexRay	PCR5	16	0x00AA	16
FlexRay	PCR6	16	0x00AC	16
FlexRay	PCR7	16	0x00AE	16
FlexRay	PCR8	16	0x00B0	16
FlexRay	PCR9	16	0x00B2	16
FlexRay	PCR10	16	0x00B4	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	PCR11	16	0x00B6	16
FlexRay	PCR12	16	0x00B8	16
FlexRay	PCR13	16	0x00BA	16
FlexRay	PCR14	16	0x00BC	16
FlexRay	PCR15	16	0x00BE	16
FlexRay	PCR16	16	0x00C0	16
FlexRay	PCR17	16	0x00C2	16
FlexRay	PCR18	16	0x00C4	16
FlexRay	PCR19	16	0x00C6	16
FlexRay	PCR20	16	0x00C8	16
FlexRay	PCR21	16	0x00CA	16
FlexRay	PCR22	16	0x00CC	16
FlexRay	PCR23	16	0x00CE	16
FlexRay	PCR24	16	0x00D0	16
FlexRay	PCR25	16	0x00D2	16
FlexRay	PCR26	16	0x00D4	16
FlexRay	PCR27	16	0x00D6	16
FlexRay	PCR28	16	0x00D8	16
FlexRay	PCR29	16	0x00DA	16
FlexRay	PCR30	16	0x00DC	16
FlexRay	MBCCFR0	16	0x0802	16
FlexRay	MBFIDR0	16	0x0804	16
FlexRay	MBCCFR1	16	0x080A	16
FlexRay	MBFIDR1	16	0x080C	16
FlexRay	MBCCFR2	16	0x0812	16
FlexRay	MBFIDR2	16	0x0814	16
FlexRay	MBCCFR3	16	0x081A	16
FlexRay	MBFIDR3	16	0x081C	16
FlexRay	MBCCFR4	16	0x0822	16
FlexRay	MBFIDR4	16	0x0824	16
FlexRay	MBCCFR5	16	0x082A	16
FlexRay	MBFIDR5	16	0x082C	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	MBCCFR6	16	0x0832	16
FlexRay	MBFIDR6	16	0x0834	16
FlexRay	MBCCFR7	16	0x083A	16
FlexRay	MBFIDR7	16	0x083C	16
FlexRay	MBCCFR8	16	0x0842	16
FlexRay	MBFIDR8	16	0x0844	16
FlexRay	MBCCFR9	16	0x084A	16
FlexRay	MBFIDR9	16	0x084C	16
FlexRay	MBCCFR10	16	0x0852	16
FlexRay	MBFIDR10	16	0x0854	16
FlexRay	MBCCFR11	16	0x085A	16
FlexRay	MBFIDR11	16	0x085C	16
FlexRay	MBCCFR12	16	0x0862	16
FlexRay	MBFIDR12	16	0x0864	16
FlexRay	MBCCFR13	16	0x086A	16
FlexRay	MBFIDR13	16	0x086C	16
FlexRay	MBCCFR14	16	0x0872	16
FlexRay	MBFIDR14	16	0x0874	16
FlexRay	MBCCFR15	16	0x087A	16
FlexRay	MBFIDR15	16	0x087C	16
FlexRay	MBCCFR16	16	0x0882	16
FlexRay	MBFIDR16	16	0x0884	16
FlexRay	MBCCFR17	16	0x088A	16
FlexRay	MBFIDR17	16	0x088C	16
FlexRay	MBCCFR18	16	0x0892	16
FlexRay	MBFIDR18	16	0x0894	16
FlexRay	MBCCFR19	16	0x089A	16
FlexRay	MBFIDR19	16	0x089C	16
FlexRay	MBCCFR20	16	0x08A2	16
FlexRay	MBFIDR20	16	0x08A4	16
FlexRay	MBCCFR21	16	0x08AA	16
FlexRay	MBFIDR21	16	0x08AC	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	MBCCFR22	16	0x08B2	16
FlexRay	MBFIDR22	16	0x08B4	16
FlexRay	MBCCFR23	16	0x08BA	16
FlexRay	MBFIDR23	16	0x08BC	16
FlexRay	MBCCFR24	16	0x08C2	16
FlexRay	MBFIDR24	16	0x08C4	16
FlexRay	MBCCFR25	16	0x08CA	16
FlexRay	MBFIDR25	16	0x08CC	16
FlexRay	MBCCFR26	16	0x08D2	16
FlexRay	MBFIDR26	16	0x08D4	16
FlexRay	MBCCFR27	16	0x08DA	16
FlexRay	MBFIDR27	16	0x08DC	16
FlexRay	MBCCFR28	16	0x08E2	16
FlexRay	MBFIDR28	16	0x08E4	16
FlexRay	MBCCFR29	16	0x08EA	16
FlexRay	MBFIDR29	16	0x08EC	16
FlexRay	MBCCFR30	16	0x08F2	16
FlexRay	MBFIDR30	16	0x08F4	16
FlexRay	MBCCFR31	16	0x08FA	16
FlexRay	MBFIDR31	16	0x08FC	16
FlexRay	MBCCFR32	16	0x0902	16
FlexRay	MBFIDR32	16	0x0904	16
FlexRay	MBCCFR33	16	0x090A	16
FlexRay	MBFIDR33	16	0x090C	16
FlexRay	MBCCFR34	16	0x0912	16
FlexRay	MBFIDR34	16	0x0914	16
FlexRay	MBCCFR35	16	0x091A	16
FlexRay	MBFIDR35	16	0x091C	16
FlexRay	MBCCFR36	16	0x0922	16
FlexRay	MBFIDR36	16	0x0924	16
FlexRay	MBCCFR37	16	0x092A	16
FlexRay	MBFIDR37	16	0x092C	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	MBCCFR38	16	0x0932	16
FlexRay	MBFIDR38	16	0x0934	16
FlexRay	MBCCFR39	16	0x093A	16
FlexRay	MBFIDR39	16	0x093C	16
FlexRay	MBCCFR40	16	0x0942	16
FlexRay	MBFIDR40	16	0x0944	16
FlexRay	MBCCFR41	16	0x094A	16
FlexRay	MBFIDR41	16	0x094C	16
FlexRay	MBCCFR42	16	0x0952	16
FlexRay	MBFIDR42	16	0x0954	16
FlexRay	MBCCFR43	16	0x095A	16
FlexRay	MBFIDR43	16	0x095C	16
FlexRay	MBCCFR44	16	0x0962	16
FlexRay	MBFIDR44	16	0x0964	16
FlexRay	MBCCFR45	16	0x096A	16
FlexRay	MBFIDR45	16	0x096C	16
FlexRay	MBCCFR46	16	0x0972	16
FlexRay	MBFIDR46	16	0x0974	16
FlexRay	MBCCFR47	16	0x097A	16
FlexRay	MBFIDR47	16	0x097C	16
FlexRay	MBCCFR48	16	0x0982	16
FlexRay	MBFIDR48	16	0x0984	16
FlexRay	MBCCFR49	16	0x098A	16
FlexRay	MBFIDR49	16	0x098C	16
FlexRay	MBCCFR50	16	0x0992	16
FlexRay	MBFIDR50	16	0x0994	16
FlexRay	MBCCFR51	16	0x099A	16
FlexRay	MBFIDR51	16	0x099C	16
FlexRay	MBCCFR52	16	0x09A2	16
FlexRay	MBFIDR52	16	0x09A4	16
FlexRay	MBCCFR53	16	0x09AA	16
FlexRay	MBFIDR53	16	0x09AC	16

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
FlexRay	MBCCFR54	16	0x09B2	16
FlexRay	MBFIDR54	16	0x09B4	16
FlexRay	MBCCFR55	16	0x09BA	16
FlexRay	MBFIDR55	16	0x09BC	16
FlexRay	MBCCFR56	16	0x09C2	16
FlexRay	MBFIDR56	16	0x09C4	16
FlexRay	MBCCFR57	16	0x09CA	16
FlexRay	MBFIDR57	16	0x09CC	16
FlexRay	MBCCFR58	16	0x09D2	16
FlexRay	MBFIDR58	16	0x09D4	16
FlexRay	MBCCFR59	16	0x09DA	16
FlexRay	MBFIDR59	16	0x09DC	16
FlexRay	MBCCFR60	16	0x09E2	16
FlexRay	MBFIDR60	16	0x09E4	16
FlexRay	MBCCFR61	16	0x09EA	16
FlexRay	MBFIDR61	16	0x09EC	16
FlexRay	MBCCFR62	16	0x09F2	16
FlexRay	MBFIDR62	16	0x09F4	16
FlexRay	MBCCFR63	16	0x09FA	16
FlexRay	MBFIDR63	16	0x09FC	16
WKPU				
WKPU	NCR	32	0x0008	32
SSCM				
SSCM	ERROR	16	0x0006	16
SSCM	DEBUGPORT	16	0x0008	16
SSCM	SCTR	32	0x0024	32
PDI				
PDI	PDIMCR	32	0x0000	32
PDI	PDIADCCR	32	0x0004	32
PDI	PDISR	32	0x0008	32
PDI	PDIINTER	32	0x000C	32
PDI	PDIAFOR	32	0x0010	32

Table 45-5. PXS30 register protection (continued)

Module	Register	Register size (bits)	Register Offset (from module base)	Protected size (bits)
PDI	PDIAFSR	32	0x0014	32
PDI	PDIDMABAR	32	0x0018	32
PDI	PDIT1R	32	0x0024	32
PDI	PDIT2R	32	0x0028	32

Chapter 46

Reset Generation Module (MC_RGM)

46.1 Introduction

The reset generation module (MC_RGM) centralizes the different reset sources and manages the reset sequence of the device. It provides a register interface and the reset sequencer. Various registers are available to monitor and control the device reset sequence. The reset sequencer is a state machine that controls the different phases (PHASE0, PHASE1, PHASE2, PHASE3, and IDLE) of the reset sequence and controls the reset signals generated in the system.

Figure 46-1 shows the MC_RGM block diagram.




Figure 46-1. MC_RGM block diagram

46.1.1 Features

The MC_RGM contains the functionality for the following features:

- ‘Destructive’ resets management
- ‘Functional’ resets management
- Signaling of reset events after each reset sequence (reset status flags)
- Conversion of reset events to SAFE mode or interrupt request events
- Short reset sequence configuration
- Bidirectional reset behavior configuration
- Boot mode capture on $\overline{\text{RESET}}$ deassertion

46.1.2 Reset sources

The different reset sources are organized into two families: ‘destructive’ and ‘functional’.

- A ‘destructive’ reset source is associated with an event related to a critical—usually hardware—error or dysfunction. When a ‘destructive’ reset event occurs, the full reset sequence is applied to the device starting from PHASE0. This resets the full device ensuring a safe start-up state for both digital and analog modules, and the memory content must be considered to be unknown. ‘Destructive’ resets are
 - power-on reset
 - 1.2 V low-voltage detected
 - 1.2 V high-voltage detected
 - 2.7 V low-voltage det. (VREG)
 - 2.7 V low-voltage det. (flash)
 - 2.7 V low-voltage det. (I/O)
 - 2.7 V low-voltage det. (ADC supply)
 - software (destructive) reset
- A ‘functional’ reset source is associated with an event related to a less critical—usually non-hardware—error or dysfunction. When a ‘functional’ reset event occurs, a partial reset sequence is applied to the device starting from PHASE1. In this case, most digital modules are reset normally, and the memory content must be considered to be unknown, while the state of analog modules or specific digital modules (e.g., debug modules, flash modules) as well as the system memory content is preserved. ‘Functional’ resets are
 - external reset
 - JTAG initiated reset
 - core reset
 - software (functional) reset
 - core watchdog reset
 - PLL0 fail
 - oscillator freq. too low

- system clock freq. too high/low
- FCCU SAFE mode request
- software watchdog timer
- PLL1 fail
- flash, ECC, or lock-step error
- CMU1/2 clock freq. too high/low
- self-test completed
- FCCU soft reaction request
- FCCU hard reaction request

When a reset is triggered, the MC_RGM state machine is activated and proceeds through the different phases (i.e., PHASE n states). Each phase is associated with a particular device reset being provided to the system. A phase is completed when all corresponding phase completion gates from either the system or internal to the MC_RGM are acknowledged. The device reset associated with the phase is then released, and the state machine proceeds to the next phase up to entering the IDLE phase. During this entire process, the MC_ME state machine is held in RESET mode. Only at the end of the reset sequence, when the IDLE phase is reached, does the MC_ME enter the DRUN mode.

Alternatively, it is possible for software to configure some functional reset source events to be converted from a reset to either a SAFE mode request issued to the MC_ME or to an interrupt issued to the core (see [Section 46.3.1.3, Functional Event Reset Disable Register \(RGM_FERD\)](#), and [Section 46.3.1.5, Functional Event Alternate Request Register \(RGM_FEAR\)](#), for ‘functional’ resets).

46.2 External signal description

The MC_RGM interfaces to the bidirectional reset pin $\overline{\text{RESET}}$ and the boot mode pins etimer0_ETC[3], etimer1_ETC[4:3].

46.3 Memory map and register description

Table 46-1. MC_RGM register description

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FE_4000	RGM_FES	Functional Event Status	half-word	read	read/write ¹	read/write ¹	on page 46-6
0xC3FE_4002	RGM_DES	Destructive Event Status	half-word	read	read/write ¹	read/write ¹	on page 46-8
0xC3FE_4004	RGM_FERD	Functional Event Reset Disable	half-word	read	read/write ²	read/write ²	on page 46-10
0xC3FE_4006	RGM_DERD	Destructive Event Reset Disable	half-word	read	read	read	on page 46-12
0xC3FE_4008– 0xC3FE_400E		Reserved					

Table 46-1. MC_RGM register description (continued)

Address	Name	Description	Size	Access			Location
				User	Supervisor	Test	
0xC3FE_4010	RGM_FEAR	Functional Event Alternate Request	half-word	read	read/write	read/write	on page 46-13
0xC3FE_4012–0xC3FE_4016		Reserved					
0xC3FE_4018	RGM_FESS	Functional Event Short Sequence	half-word	read	read/write	read/write	on page 46-14
0xC3FE_401C	RGM_FBRE	Functional Bidirectional Reset Enable	half-word	read	read/write	read/write	on page 46-16
0xC3FE_4020–0xC3FE_7FFF		Reserved					

NOTES:

- ¹ individual bits cleared on writing '1'
- ² Write once: '0' = enable, '1' = disable.

NOTE

Any access to unused registers as well as write accesses to read-only registers will:

- Not change register content
- Cause a transfer error

Table 46-2. MC_RGM memory map

Address	Name	0	1	2	3	27	5	6	7	8	9	10	11	12	13	14	15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
0xC3FE_4000	RGM_FES / RGM_DES	R	F_EXR	F_FCCU_HARD	F_FCCU_SOFT	F_ST_DONE	F_CMU12_FHL	F_FL_ECC_RCC	F_PLL1	F_SWT	F_FCCU_SAFE	F_CMU0_FHL	F_CMU0_OLR	F_PLL0	F_CWD	F_SOFT_FUNC	F_CORE	F_JTAG
		W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	F_POR	F_SOFT_DEST	0	0	0	0	0	0	0	F_LVD27_ADC	F_LVD27_IO	F_LVD27_FLASH	F_LVD27_VREG	0	0	F_HVD12	F_LVD12
	W	w1c	w1c								w1c	w1c	w1c	w1c			w1c	w1c

Table 46-2. MC_RGM memory map (continued)

Address	Name	0		1		2		3		27		5		6		7		8		9		10		11		12		13		14		15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
0xC3FE_4004	RGM_FERD/ RGM_DERD	R	D_EXR	D_FCCU_HARD	D_FCCU_SOFT	D_ST_DONE	D_CMU12_FHL	D_FL_ECC_RCC	D_PLL1	D_SWT	D_FCCU_SAFE	D_CMU0_FHL	D_CMU0_OLR	D_PLL0	D_CWD	D_SOFT_FUNC	D_CORE	D_JTAG															
		W																															
		R	0	D_SOFT_DEST	0	0	0	0	0	0	0	D_LVD27_ADC	D_LVD27_IO	D_LVD27_FLASH	D_VREGLVD27_IO	0	0	D_HVD12	D_LVD12														
		W																															
0xC3FE_4008 ... 0xC3FE_400C	reserved																																
0xC3FE_4010	RGM_FEAR	R	0	0	0	0	AR_CMU12_FHL	0	AR_PLL1	0	0	AR_CMU0_FHL	AR_CMU0_OLR	AR_PLL0	AR_CWD	0	0	0															
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
		W																															
0xC3FE_4014	reserved																																
0xC3FE_4018	RGM_FESS	R	SS_EXR	SS_FCCU_HARD	SS_FCCU_SOFT	SS_ST_DONE	SS_CMU12_FHL	SS_FL_ECC_RCC	SS_PLL1	SS_SWT	0	SS_CMU0_FHL	SS_CMU0_OLR	SS_PLL0	SS_CWD	SS_SOFT_FUNC	SS_CORE	SS_JTAG															
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
		W																															

Table 46-2. MC_RGM memory map (continued)

Address	Name	0		1		2		3		27		5		6		7		8		9		10		11		12		13		14		15	
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																
0xC3FE_401C	RGM_FBRE	R	BE_EXR	BE_FCCU_HARD	BE_FCCU_SOFT	BE_ST_DONE	BE_CMU12_FHL	BE_FL_ECC_RCC	BE_PLL1	BE_SWT	0	BE_CMU0_FHL	BE_CMU0_OLR	BE_PLLO	BE_CWD	BE_SOFT_FUNC	BE_CORE	BE_JTAG															
		W																															
		R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		W																															
0xC3FE_4020 ... 0xC3FE_7FFC	reserved																																

46.3.1 Register descriptions

Unless otherwise noted, all registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the RGM_DES[8:15] register bits may be accessed as a word at address 0xC3FE_4000, as a half-word at address 0xC3FE_4002, or as a byte at address 0xC3FE_4003.

NOTE

Some fields may be read-only, and their reset value of ‘1’ or ‘0’ and the corresponding behavior cannot be changed.

46.3.1.1 Functional Event Status Register (RGM_FES)

Address 0xC3FE_4000 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F_EXR	F_FCCU_HARD	F_FCCU_SOFT	F_ST_DONE	F_CMU12_FHL	F_FL_ECC_RCC	F_PLL1	F_SWT	F_FCCU_SAFE	F_CMU0_FHL	F_CMU0_OLR	F_PLLO	F_CWD	F_SOFT_FUNC	F_CORE	F_JTAG
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-2. Functional Event Status Register (RGM_FES)

This register contains the status of the last asserted functional reset sources. It can be accessed in read/write on either supervisor mode or test mode. It can be accessed in read only in user mode. Register bits are cleared on write ‘1’ if the triggering event has already been cleared at the source.

NOTE

If a ‘functional’ reset source is configured to generate a SAFE mode request or an interrupt request, software needs to clear the event in the source module at least three system clock cycles before it clears the associated RGM_FES status bit in order to avoid multiple SAFE mode requests or interrupts for the same event. In order to avoid having to count cycles, it is good practice for software to check whether the RGM_FES has been properly cleared, and if not, clear it again.

Table 46-3. RGM_FES field descriptions

Field	Description
F_EXR	Flag for External Reset 0 No external reset event has occurred since either the last clear or the last destructive reset assertion. 1 An external reset event has occurred.
F_FCCU_HARD	Flag for FCCU hard reaction request 0 No FCCU hard reaction request event has occurred since either the last clear or the last destructive reset assertion. 1 A FCCU hard reaction request event has occurred.
F_FCCU_SOFT	Flag for FCCU soft reaction request 0 No FCCU soft reaction request event has occurred since either the last clear or the last destructive reset assertion. 1 A FCCU soft reaction request event has occurred.
F_ST_DONE	Flag for self-test completed 0 No self-test completed event has occurred since either the last clear or the last destructive reset assertion. 1 A self-test completed event has occurred.
F_CMU12_FHL	Flag for CMU1/2 clock freq. too high/low 0 No CMU1/2 clock freq. too high/low event has occurred since either the last clear or the last destructive reset assertion. 1 A CMU1/2 clock freq. too high/low event has occurred.
F_FL_ECC_RCC	Flag for flash, ECC, or lock-step error 0 No flash, ECC, or lock-step error event has occurred since either the last clear or the last destructive reset assertion. 1 A flash, ECC, or lock-step error event has occurred.
F_PLL1	Flag for PLL1 fail 0 No PLL1 fail event has occurred since either the last clear or the last destructive reset assertion. 1 A PLL1 fail event has occurred.
F_SWT	Flag for software watchdog timer 0 No software watchdog timer event has occurred since either the last clear or the last destructive reset assertion. 1 A software watchdog timer event has occurred.
F_FCCU_SAFE	Flag for FCCU SAFE mode request 0 No FCCU SAFE mode request event has occurred since either the last clear or the last destructive reset assertion. 1 An FCCU SAFE mode request event has occurred.

Table 46-3. RGM_FES field descriptions (continued)

Field	Description
F_CMU0_FHL	Flag for system clock freq. too high/low 0 No system clock freq. too high/low event has occurred since either the last clear or the last destructive reset assertion. 1 A system clock freq. too high/low event has occurred.
F_CMU0_OLR	Flag for oscillator freq. too low 0 No oscillator freq. too low event has occurred since either the last clear or the last destructive reset assertion. 1 A oscillator freq. too low event has occurred.
F_PLL0	Flag for PLL0 fail 0 No PLL0 fail event has occurred since either the last clear or the last destructive reset assertion. 1 A PLL0 fail event has occurred.
F_CWD	Flag for core watchdog reset 0 No core watchdog reset event has occurred since either the last clear or the last destructive reset assertion. 1 A core watchdog reset event has occurred.
F_SOFT_FUNC	Flag for software (functional) reset 0 No software (functional) reset event has occurred since either the last clear or the last destructive reset assertion. 1 A software (functional) reset event has occurred.
F_CORE	Flag for core reset 0 No core reset event has occurred since either the last clear or the last destructive reset assertion. 1 A core reset event has occurred.
F_JTAG	Flag for JTAG initiated reset 0 No JTAG initiated reset event has occurred since either the last clear or the last destructive reset assertion. 1 A JTAG initiated reset event has occurred.

46.3.1.2 Destructive Event Status Register (RGM_DES)

Address 0xC3FE_4002

Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F_POR	F_SOFT_DEST	0	0	0	0	0	0	F_LVD27_ADC	F_LVD27_IO	F_LVD27_FLASH	F_LVD27_VREG	0	0	F_HVD12	F_LVD12
W	w1c	w1c							w1c	w1c	w1c	w1c			w1c	w1c
POR	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-3. Destructive Event Status Register (RGM_DES)

This register contains the status of the last asserted destructive reset sources. It can be accessed in read/write on either supervisor mode or test mode. It can be accessed in read only in user mode. Register bits are cleared on write ‘1’.

Table 46-4. RGM_DES field descriptions

Field	Description
F_POR	Flag for Power-On reset 0 No power-on event has occurred since the last clear. 1 A power-on event has occurred.
F_SOFT_DEST	Flag for software (destructive) reset 0 No software (destructive) reset event has occurred since either the last clear or the last power-on reset assertion. 1 A software (destructive) reset event has occurred.
F_LVD27_ADC	Flag for 2.7 V low-voltage det. (ADC supply) 0 No 2.7 V low-voltage det. (ADC supply) event has occurred since either the last clear or the last power-on reset assertion. 1 A 2.7 V low-voltage det. (ADC supply) event has occurred.
F_LVD27_IO	Flag for 2.7 V low-voltage det. (I/O) 0 No 2.7 V low-voltage det. (I/O) event has occurred since either the last clear or the last power-on reset assertion. 1 A 2.7 V low-voltage det. (I/O) event has occurred.
F_LVD27_FLASH	Flag for 2.7 V low-voltage det. (flash) 0 No 2.7 V low-voltage det. (flash) event has occurred since either the last clear or the last power-on reset assertion. 1 A 2.7 V low-voltage det. (flash) event has occurred.
F_LVD27_VREG	Flag for 2.7 V low-voltage det. (VREG) 0 No 2.7 V low-voltage det. (VREG) event has occurred since either the last clear or the last power-on reset assertion. 1 A 2.7 V low-voltage det. (VREG) event has occurred.
F_HVD12	Flag for 1.2 V high-voltage detected 0 No 1.2 V high-voltage detected event has occurred since either the last clear or the last power-on reset assertion. 1 A 1.2 V high-voltage detected event has occurred.
F_LVD12	Flag for 1.2 V low-voltage detected 0 No 1.2 V low-voltage detected event has occurred since either the last clear or the last power-on reset assertion. 1 A 1.2 V low-voltage detected event has occurred.

NOTE

The F_POR flag is automatically cleared on a 1.2 V low-voltage detected or a 2.7 V low-voltage detected. This means that if the power-up sequence is not monotonic (i.e., the voltage rises and then drops enough to trigger a low-voltage detection), the F_POR flag may not be set but instead the <register>F_LVD12 or <register>F_LVD27_VREG flag is set on exiting the reset sequence. Therefore, if the F_POR, <register>F_LVD12 or <register>F_LVD27_VREG flags are set on reset exit, software should interpret the reset cause as power-on.

46.3.1.3 Functional Event Reset Disable Register (RGM_FERD)

Address 0xC3FE_4004 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	D_EXR	D_FCCU_HARD	D_FCCU_SOFT	D_ST_DONE	D_CMU12_FHL	D_FL_ECC_RCC	D_PLL1	D_SWT	D_FCCU_SAFE	D_CMU0_FHL	D_CMU0_OLR	D_PLLO	D_CWD	D_SOFT_FUNC	D_CORE	D_JTAG
W																
POR	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 46-4. Functional Event Reset Disable Register (RGM_FERD)

This register provides dedicated bits to disable functional reset sources. When a functional reset source is disabled, the associated functional event triggers either a SAFE mode request or an interrupt request (see [Section 46.3.1.5, Functional Event Alternate Request Register \(RGM_FEAR\)](#)). It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read-only in user mode. Each byte can be written only once after power-on reset.

WARNING

It is important to clear the RGM_FES register before setting any of the bits in the RGM_FERD register to '1'. Otherwise a redundant SAFE mode request or interrupt request may occur.

Table 46-5. RGM_FERD field descriptions

Field	Description
D_EXR	Disable External Reset 0 An external reset event triggers a reset sequence. 1 Reserved
D_FCCU_HARD	Disable FCCU hard reaction request 0 A FCCU hard reaction request event triggers a reset sequence. 1 Reserved
D_FCCU_SOFT	Disable FCCU soft reaction request 0 An FCCU soft reaction request event triggers a reset sequence. 1 Reserved
D_ST_DONE	Disable self-test completed 0 A self-test completed event triggers a reset sequence. 1 Reserved
D_CMU12_FHL	Disable CMU1/2 clock freq. too high/low 0 A CMU1/2 clock freq. too high/low event triggers a reset sequence. 1 A CMU1/2 clock freq. too high/low event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_CMU12_FHL].
D_FL_ECC_RCC	Disable flash, ECC, or lock-step error 0 A flash, ECC, or lock-step error event triggers a reset sequence. 1 A flash, ECC, or lock-step error event generates a SAFE mode request.

Table 46-5. RGM_FERD field descriptions (continued)

Field	Description
D_PLL1	Disable PLL1 fail 0 A PLL1 fail event triggers a reset sequence. 1 A PLL1 fail event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_PLL1].
D_SWT	Disable software watchdog timer 0 A software watchdog timer event triggers a reset sequence. 1 Reserved
D_FCCU_SAFE	Disable FCCU SAFE mode request 0 Reserved 1 An FCCU SAFE mode request event generates a SAFE mode request.
D_CMU0_FHL	Disable system clock freq. too high/low 0 A system clock freq. too high/low event triggers a reset sequence. 1 A system clock freq. too high/low event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_CMU0_FHL].
D_CMU0_OLR	Disable oscillator freq. too low 0 An oscillator freq. too low event triggers a reset sequence. 1 An oscillator freq. too low event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_CMU0_OLR].
D_PLL0	Disable PLL0 fail 0 A PLL0 fail event triggers a reset sequence. 1 A PLL0 fail event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_PLL0].
D_CWD	Disable core watchdog reset 0 A core watchdog reset event triggers a reset sequence. 1 A core watchdog reset event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR[AR_CWD].
D_SOFT_FUNC	Disable software (functional) reset 0 A software (functional) reset event triggers a reset sequence. 1 Reserved
D_CORE	Disable core reset 0 A core reset event triggers a reset sequence. 1 Reserved
D_JTAG	Disable JTAG initiated reset 0 A JTAG initiated reset event triggers a reset sequence. 1 Reserved

46.3.1.4 Destructive Event Reset Disable Register (RGM_DERD)

Address 0xC3FE_4006

Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	D_SOFT_DEST	0	0	0	0	0	0	D_LVD27_ADC	D_LVD27_IO	D_LVD27_FLASH	D_LVD27_VREG	0	0	D_HVD12	D_LVD12
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-5. Destructive Event Reset Disable Register (RGM_DERD)

This register provides dedicated bits to disable particular destructive reset sources. It can be accessed in read-only in supervisor mode, test mode, and user mode.

Table 46-6. RGM_DERD field descriptions

Field	Description
D_SOFT_DEST	Disable software (destructive) reset 0 A software (destructive) reset event triggers a reset sequence. 1 Reserved
D_LVD27_ADC	Disable 2.7 V low-voltage det. (ADC supply) 0 A 2.7 V low-voltage det. (ADC supply) event triggers a reset sequence. 1 Reserved
D_LVD27_IO	Disable 2.7 V low-voltage det. (I/O) 0 A 2.7 V low-voltage det. (I/O) event triggers a reset sequence. 1 Reserved
D_LVD27_FLASH	Disable 2.7 V low-voltage det. (flash) 0 A 2.7 V low-voltage det. (flash) event triggers a reset sequence. 1 Reserved
D_LVD27_VREG	Disable 2.7 V low-voltage det. (VREG) 0 A 2.7 V low-voltage det. (VREG) event triggers a reset sequence. 1 Reserved
D_HVD12	Disable 1.2 V high-voltage detected 0 A 1.2 V high-voltage detected event triggers a reset sequence. 1 Reserved
D_LVD12	Disable 1.2 V low-voltage detected 0 A 1.2 V low-voltage detected event triggers a reset sequence. 1 Reserved

46.3.1.5 Functional Event Alternate Request Register (RGM_FEAR)




Figure 46-6. Functional Event Alternate Request Register (RGM_FEAR)

This register defines an alternate request to be generated when a reset on a functional event has been disabled. The alternate request can be either a SAFE mode request to MC_ME or an interrupt request to the system. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read-only in user mode. The following reset sources can only generate a SAFE mode request: Flash, ECC, lock-step error.

Table 46-7. Functional Event Alternate Request Register (RGM_FEAR) field descriptions

Field	Description
AR_CMU12_FHL	Alternate Request for CMU1/2 clock freq. too high/low 0 Generates a SAFE mode request on a CMU1/2 clock freq. too high/low event if the reset is disabled. 1 Generates an interrupt request on a CMU1/2 clock freq. too high/low event if the reset is disabled.
AR_PLL1	Alternate Request for PLL1 fail 0 Generates a SAFE mode request on a PLL1 fail event if the reset is disabled. 1 Generates an interrupt request on a PLL1 fail event if the reset is disabled
AR_CMU0_FHL	Alternate Request for system clock freq. too high/low 0 Generates a SAFE mode request on a system clock freq. too high/low event if the reset is disabled. 1 Generates an interrupt request on a system clock freq. too high/low event if the reset is disabled.
AR_CMU0_OLR	Alternate Request for oscillator freq. too low 0 Generates a SAFE mode request on an oscillator freq. too low event if the reset is disabled. 1 Generates an interrupt request on an oscillator freq. too low event if the reset is disabled.
AR_PLL0	Alternate Request for PLL0 fail 0 Generates a SAFE mode request on a PLL0 fail event if the reset is disabled. 1 Generates an interrupt request on a PLL0 fail event if the reset is disabled.
AR_CWD	Alternate Request for core watchdog reset 0 Generates a SAFE mode request on a core watchdog reset event if the reset is disabled. 1 Generates an interrupt request on a core watchdog reset event if the reset is disabled.

46.3.1.6 Functional Event Short Sequence Register (RGM_FESS)




Figure 46-7. Functional Event Short Sequence Register (RGM_FESS)

This register defines which reset sequence occurs when a functional reset sequence is triggered. The functional reset sequence can either start from PHASE1 or from PHASE3, skipping PHASE1 and PHASE2.

NOTE

This could be useful for fast reset sequence, for example to skip flash reset.

However, short sequence resets should not be used when in a mode with the flash memory configured to a power-down state. In this case, a full PHASE1 reset is required in order to power up the flash memory . Therefore, the RGM_FESS register should be set to 0x0000.

It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read in user mode.

Table 46-8. RGM_FESS field descriptions

Field	Description
SS_EXR	Short Sequence for External Reset 0 The reset sequence triggered by an external reset event starts from PHASE1. 1 The reset sequence triggered by an external reset event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_FCCU_HARD	Short Sequence for FCCU hard reaction request 0 The reset sequence triggered by an FCCU hard reaction request event starts from PHASE1. 1 Reserved
SS_FCCU_SOFT	Short Sequence for FCCU soft reaction request 0 Reserved 1 The reset sequence triggered by an FCCU soft reaction request event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_ST_DONE	Short Sequence for self-test completed 0 The reset sequence triggered by a self-test completed event starts from PHASE1. 1 Reserved

Table 46-8. RGM_FESS field descriptions (continued)

Field	Description
SS_CMU12_FHL	Short Sequence for CMU1/2 clock freq. too high/low 0 The reset sequence triggered by a CMU1/2 clock freq. too high/low event starts from PHASE1. 1 The reset sequence triggered by a CMU1/2 clock freq. too high/low event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_FL_ECC_RCC	Short Sequence for flash, ECC, or lock-step error 0 The reset sequence triggered by a flash, ECC, or lock-step error event starts from PHASE1. 1 Reserved
SS_PLL1	Short Sequence for PLL1 fail 0 The reset sequence triggered by a PLL1 fail event starts from PHASE1. 1 The reset sequence triggered by a PLL1 fail event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_SWT	Short Sequence for software watchdog timer 0 The reset sequence triggered by a software watchdog timer event starts from PHASE1. 1 Reserved
SS_CMU0_FHL	Short Sequence for system clock freq. too high/low 0 The reset sequence triggered by a system clock freq. too high/low event starts from PHASE1. 1 The reset sequence triggered by a system clock freq. too high/low event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_CMU0_OLR	Short Sequence for oscillator freq. too low 0 The reset sequence triggered by an oscillator freq. too low event starts from PHASE1. 1 The reset sequence triggered by an oscillator freq. too low event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_PLL0	Short Sequence for PLL0 fail 0 The reset sequence triggered by a PLL0 fail event starts from PHASE1 1 The reset sequence triggered by a PLL0 fail event starts from PHASE3, skipping PHASE1 and PHASE2
SS_CWD	Short Sequence for core watchdog reset 0 The reset sequence triggered by a core watchdog reset event starts from PHASE1. 1 The reset sequence triggered by a core watchdog reset event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_SOFT_FUNC	Short Sequence for software (functional) reset 0 The reset sequence triggered by a software (functional) reset event starts from PHASE1. 1 The reset sequence triggered by a software (functional) reset event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_CORE	Short Sequence for core reset 0 The reset sequence triggered by a core reset event starts from PHASE1. 1 The reset sequence triggered by a core reset event starts from PHASE3, skipping PHASE1 and PHASE2.
SS_JTAG	Short Sequence for JTAG initiated reset 0 The reset sequence triggered by a JTAG initiated reset event starts from PHASE1. 1 The reset sequence triggered by a JTAG initiated reset event starts from PHASE3, skipping PHASE1 and PHASE2.

NOTE

This register is reset on any enabled ‘destructive’ or ‘functional’ reset event.

46.3.1.7 Functional Bidirectional Reset Enable Register (RGM_FBRE)




Figure 46-8. Functional Bidirectional Reset Enable Register (RGM_FBRE)

This register enables the generation of an external reset on functional reset. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read in user mode.

Table 46-9. Functional Bidirectional Reset Enable Register (RGM_FBRE) field descriptions

Field	Description
BE_EXR	Bidirectional Reset Enable for External Reset 0 $\overline{\text{RESET}}$ is asserted on an external reset event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on an external reset event.
BE_FCCU_HARD	Bidirectional Reset Enable for FCCU hard reaction request 0 $\overline{\text{RESET}}$ is asserted on an FCCU hard reaction request event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on an FCCU hard reaction request event.
BE_FCCU_SOFT	Bidirectional Reset Enable for FCCU soft reaction request 0 $\overline{\text{RESET}}$ is asserted on an FCCU soft reaction request event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on an FCCU soft reaction request event.
BE_ST_DONE	Bidirectional Reset Enable for self-test completed 0 $\overline{\text{RESET}}$ is asserted on a self-test completed event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a self-test completed event.
BE_CMU12_FHL	Bidirectional Reset Enable for CMU1/2 clock freq. too high/low 0 $\overline{\text{RESET}}$ is asserted on a CMU1/2 clock freq. too high/low event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a CMU1/2 clock freq. too high/low event.
BE_FL_ECC_RCC	Bidirectional Reset Enable for flash, ECC, or lock-step error 0 $\overline{\text{RESET}}$ is asserted on a flash, ECC, or lock-step error event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a flash, ECC, or lock-step error event
BE_PLL1	Bidirectional Reset Enable for PLL1 fail 0 $\overline{\text{RESET}}$ is asserted on a PLL1 fail event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a PLL1 fail event.

Table 46-9. Functional Bidirectional Reset Enable Register (RGM_FBRE) field descriptions (continued)

Field	Description
BE_SWT	Bidirectional Reset Enable for software watchdog timer 0 $\overline{\text{RESET}}$ is asserted on a software watchdog timer event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a software watchdog timer event.
BE_CMU0_FHL	Bidirectional Reset Enable for system clock freq. too high/low 0 $\overline{\text{RESET}}$ is asserted on a system clock freq. too high/low event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a system clock freq. too high/low event.
BE_CMU0_OLR	Bidirectional Reset Enable for oscillator freq. too low 0 $\overline{\text{RESET}}$ is asserted on an oscillator freq. too low event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on an oscillator freq. too low event.
BE_PLL0	Bidirectional Reset Enable for PLL0 fail 0 $\overline{\text{RESET}}$ is asserted on a PLL0 fail event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a PLL0 fail event.
BE_CWD	Bidirectional Reset Enable for core watchdog reset 0 $\overline{\text{RESET}}$ is asserted on a core watchdog reset event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a core watchdog reset event.
BE_SOFT_FUNC	Bidirectional Reset Enable for software (functional) reset 0 $\overline{\text{RESET}}$ is asserted on a software (functional) reset event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a software (functional) reset event.
BE_CORE	Bidirectional Reset Enable for core reset 0 $\overline{\text{RESET}}$ is asserted on a core reset event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a core reset event.
BE_JTAG	Bidirectional Reset Enable for JTAG initiated reset 0 $\overline{\text{RESET}}$ is asserted on a JTAG initiated reset event if the reset is enabled. 1 $\overline{\text{RESET}}$ is not asserted on a JTAG initiated reset event.

46.4 Functional description

46.4.1 Reset state machine

The main role of MC_RGM is the generation of the reset sequence, which ensures that the correct parts of the device are reset based on the reset source event. This is summarized in [Table 46-10](#).

Table 46-10. MC_RGM reset implications

Source	What gets reset	External reset assertion ¹	Boot mode capture
power-on reset	All	yes	yes
'destructive' resets	All except some clock/reset management	yes	yes
external reset	All except some clock/reset management and debug	programmable ²	yes
'functional' resets	All except some clock/reset management and debug	programmable ²	programmable ³
shortened 'functional' resets ⁴	Flip-flops except some clock/reset management	programmable ²	programmable ³

NOTES:

¹ "External reset assertion" means that the $\overline{\text{RESET}}$ pin is asserted by the MC_RGM until the end of reset PHASE3.

² The assertion of the external reset is controlled via the RGM_FBRE register.

³ The boot mode is captured if the external reset is asserted.

⁴ The short sequence is enabled via the RGM_FESS register.

NOTE

JTAG logic has its own independent reset control and is not controlled by the MC_RGM in any way.

The reset sequence comprises five phases managed by a state machine, which ensures that all phases are correctly processed through waiting for a minimum duration and until all processes that need to occur during that phase have been completed before proceeding to the next phase.

The state machine used to produce the reset sequence is shown in [Figure 46-9](#).




Figure 46-9. MC_RGM state machine

46.4.1.1 PHASE0 phase

This phase is entered immediately from any phase on a power-on or enabled 'destructive' reset event. The reset state machine exits PHASE0 and enters PHASE1 on verification of the following:

- All enabled 'destructive' resets have been processed
- All processes that need to be done in PHASE0 are completed



- VREG and 16 MHz internal RC oscillator stabilization
- A minimum of 3 16 MHz internal RC oscillator clock cycles have elapsed since power-up completion and the last enabled ‘destructive’ reset event

46.4.1.2 PHASE1 phase

This phase is entered either on exit from PHASE0 or immediately from PHASE2, PHASE3, or IDLE on a non-masked external or ‘functional’ reset event if it has not been configured to trigger a ‘short’ sequence. The reset state machine exits PHASE1 and enters PHASE2 on verification of the following:

- All enabled, non-shortened ‘functional’ resets have been processed
- A minimum of 800 16 MHz internal RC oscillator clock cycles have elapsed since the last enabled external or non-shortened ‘functional’ reset event

46.4.1.3 PHASE2 phase

This phase is entered on exit from PHASE1. The reset state machine exits PHASE2 and enters PHASE3 on verification of the following:

- All processes that need to be done in PHASE2 are completed
 - code and data flash initialization
- A minimum of 8 16 MHz internal RC oscillator clock cycles have elapsed since entering PHASE2

46.4.1.4 PHASE3 phase

This phase is entered either on exit from PHASE2 or immediately from IDLE on an enabled, shortened ‘functional’ reset event. The reset state machine exits PHASE3 and enters IDLE on verification of the following:

- All processes that need to be done in PHASE3 are completed
 - trimming, self-test configuration, and FCCU initialization
- A minimum of 40 16 MHz internal RC oscillator clock cycles have elapsed since the last enabled, shortened ‘functional’ reset event

46.4.1.5 IDLE phase

This is the final phase and is entered on exit from PHASE3. When this phase is reached, the MC_RGM releases control of the system to the platform and waits for new reset events that can trigger a reset sequence.

46.4.2 Destructive resets

A ‘destructive’ reset indicates that an event has occurred after which critical register or memory content can no longer be guaranteed.

The status flag associated with a given ‘destructive’ reset event (RGM_DES.F_<destructive reset> bit) is set when the ‘destructive’ reset is asserted and the power-on reset is not asserted. It is possible for multiple

status bits to be set simultaneously, and it is software's responsibility to determine which reset source is the most critical for the application.

The device's low-voltage detector threshold ensures that, when 1.2 V low-voltage detected is enabled, the supply is sufficient to have the destructive event correctly propagated through the digital logic. Therefore, if a given 'destructive' reset is enabled, the MC_RGM ensures that the associated reset event is correctly triggered to the full system. However, if the given 'destructive' reset is disabled and the voltage goes below the digital functional threshold, functionality can no longer be ensured, and the reset may or may not be asserted.

An enabled destructive reset triggers a reset sequence starting from the beginning of PHASE0.

46.4.3 External reset

The MC_RGM manages the external reset coming from $\overline{\text{RESET}}$. The detection of a falling edge on $\overline{\text{RESET}}$ starts the reset sequence from the beginning of PHASE1.

The status flag associated with the external reset falling edge event (RGM_FES.F_EXR bit) is set when the external reset is asserted and the power-on reset is not asserted.

The external reset can optionally be disabled by writing bit RGM_FERD.D_EXR.

NOTE

The RGM_FERD register can be written only once between two power-on reset events.

An enabled external reset normally triggers a reset sequence starting from the beginning of PHASE1. Nevertheless, the RGM_FESS register enables the further configuring of the reset sequence triggered by the external reset. When RGM_FESS.SS_EXR is set, the external reset triggers a reset sequence starting directly from the beginning of PHASE3, skipping PHASE1 and PHASE2. This can be useful especially when an external reset should not reset the flash.

The MC_RGM may also assert the external reset if the reset sequence was triggered by one of the following:

- A power-on reset
- A 'destructive' reset event
- An external reset event
- A 'functional' reset event configured via the RGM_FBRE register to assert the external reset

In this case, the external reset is asserted until the end of PHASE3.

46.4.4 Functional resets

A 'functional' reset indicates that an event has occurred after which it can be guaranteed that critical register and memory content is still intact.

The status flag associated with a given 'functional' reset event (RGM_FES.F_<functional reset> bit) is set when the 'functional' reset is asserted and the power-on reset is not asserted. It is possible for multiple

status bits to be set simultaneously, and it is software’s responsibility to determine which reset source is the most critical for the application.

The ‘functional’ reset can be optionally disabled by software writing bit RGM_FERD.D_<functional reset>.

NOTE

The RGM_FERD register can be written only once between two power-on reset events.

An enabled functional reset normally triggers a reset sequence starting from the beginning of PHASE1. Nevertheless, the RGM_FESS register enables the further configuring of the reset sequence triggered by a functional reset. When RGM_FESS.SS_<functional reset> is set, the associated ‘functional’ reset triggers a reset sequence starting directly from the beginning of PHASE3, skipping PHASE1 and PHASE2. This can be useful especially in case a functional reset should not reset the flash module.

See the MC_ME chapter for details on the STANDBY0 and DRUN modes.

46.4.5 Alternate event generation

The MC_RGM provides alternative events to be generated on reset source assertion. When a reset source is asserted, the MC_RGM normally enters the reset sequence. Alternatively, it is possible for some reset source events to be converted from a reset to *either* a SAFE mode request issued to the MC_ME or to an interrupt request issued to the core.

Alternate event selection for a given reset source is made via the RGM_FERD and RGM_FEAR registers as shown in [Table 46-11](#).

Table 46-11. MC_RGM alternate event selection

RGM_FERD bit value	RGM_FEAR bit value	Generated event
0	X	reset
1	0	SAFE mode request
1	1	interrupt request

The alternate event is cleared by deasserting the source of the request (i.e., at the reset source that caused the alternate request) and also clearing the appropriate RGM_FES status bit.

NOTE

Alternate requests (SAFE mode as well as interrupt requests) are generated regardless of whether the system clock is running.

NOTE

If a masked ‘functional’ reset event that is configured to generate a SAFE mode/interrupt request occurs during PHASE1, it is ignored, and the MC_RGM does not send a safe mode/interrupt request to the MC_ME.

46.4.6 Boot mode capturing

The MC_RGM samples `etimer0_ETC[3]` and `etimer1_ETC[4:3]` whenever $\overline{\text{RESET}}$ is asserted until five 16 MHz internal RC oscillator clock cycles before its deassertion edge. The result of the sampling is used at the beginning of reset PHASE3 for boot mode selection and is retained after $\overline{\text{RESET}}$ has been deasserted for subsequent boots after reset sequences during which $\overline{\text{RESET}}$ is not asserted.

NOTE

In order to ensure that the boot mode is correctly captured, the application needs to apply the valid boot mode value the entire time that $\overline{\text{RESET}}$ is asserted.

NOTE

$\overline{\text{RESET}}$ can be asserted as a consequence of the internal reset generation. This forces re-sampling of the boot mode pins. (See [Table 46-10](#) for details.)

Chapter 47

Semaphore Unit (SEMA4)

47.1 Introduction

The PXS30 contains two semaphore (SEMA4) units.

In a dual-processor chip, semaphores are used to let each processor know who has control of common memory. Before a core can update or read memory coherently, it has to check the semaphore to see if the other core is not already updating the memory. If the semaphore is clear, it can write common memory, but if it is set, it has to wait for the other core to finish and clear the semaphore.

The SEMA4 provides the hardware support needed in multi-core systems for implementing semaphores and provide a simple mechanism to achieve lock/unlock operations via a single write access. This approach eliminates architecture-specific implementations like atomic (indivisible) read-modify-write instructions or reservation mechanisms. The result is an architecture-neutral solution that provides hardware-enforced gates as well as other useful system functions related to the gating mechanisms.

On the PXS30, the SEMA4 unit is intended for use when using the device in Decoupled Parallel Mode (DPM). When using the device in Lock Step Mode (LSM), the SEMA4 unit is disabled and its interrupt sources deasserted.

In LSM, an access to the SEMA4 module results in an error that the core takes as a machine-check exception.

In this chapter, the two instantiations of the e200z7 core on the PXS30 are referred to as e200z7_0 and e200z7_1. (The e200z7_0 instantiation runs from reset in Decoupled Parallel Mode.)

47.1.1 Block diagram

Figure 47-1 is a simplified block diagram of the SEMA4 unit that illustrates the functionality and interdependence of major blocks. In the diagram, the register blocks named gate0, gate1, ..., gate 15 include the finite state machines implementing the semaphore gates plus the interrupt notification logic.




Figure 47-1. SEMA4 block diagram

47.1.2 Features

The SEMA4 unit implements hardware-enforced semaphores as a peripheral device and has these major features:

- Support for 16 hardware-enforced gates in a dual-processor configuration
- Each hardware gate appears as a three-state, 2-bit state machine, with all 16 gates mapped as an array of bytes
 - Three-state implementation
 - If gate = 0b00, then state = unlocked
 - If gate = 0b01, then state = locked by e200z7_0 (master ID = 0)



- If gate = 0b10, then state = locked by e200z7_1 (master ID = 1)
- Uses the bus master ID number as a reference attribute plus the specified data patterns to validate all write operations
- After it is locked, the gate must be unlocked by a write of zeroes from the locking processor
- Optionally enabled interrupt notification after a failed lock write provides a mechanism to indicate the gate is unlocked
- Secure reset mechanisms are supported to clear the contents of individual semaphore gates or notification logic, and clear_all capability

47.1.3 Modes of operation

The SEMA4 unit does not support any special modes of operation.

47.2 Signal description

The SEMA4 unit does not include any external signals.

47.3 Memory map and register description

The SEMA4 programming model map is shown in [Table 47-2](#). The address of each register is given as an offset to the SEMA4 base address. Registers are listed in address order, identified by complete name and mnemonic, and list the type of accesses allowed.

Table 47-1. SEMA4 module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	SEMA4_0	0xFFF2_4000
	SEMA4_1	0x8FF2_4000
Decoupled Parallel Mode (DPM)	SEMA4_0	0xFFF2_4000 (same as LSM)
	SEMA4_1	0x8FF2_4000

NOTE

The SEMA4 units operate only in Decoupled Parallel Mode (DPM). In Lock Step Mode (LSM), the SEMA4 units are disabled.

Table 47-2. SEMA4 memory map

Offset from SEMA4_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	Semaphores gate 0 (SEMA4_Gate00)	R/W	0x00	on page 47-5
0x0001	Semaphores gate 1 (SEMA4_Gate01)	R/W	0x00	on page 47-5
0x0002	Semaphores gate 2 (SEMA4_Gate02)	R/W	0x00	on page 47-5
0x0003	Semaphores gate 3 (SEMA4_Gate03)	R/W	0x00	on page 47-5

Table 47-2. SEMA4 memory map (continued)

Offset from SEMA4_BASE	Register	Access ¹	Reset Value ²	Location
0x0004	Semaphores gate 4 (SEMA4_Gate04)	R/W	0x00	on page 47-5
0x0005	Semaphores gate 5 (SEMA4_Gate05)	R/W	0x00	on page 47-5
0x0006	Semaphores gate 6 (SEMA4_Gate06)	R/W	0x00	on page 47-5
0x0007	Semaphores gate 7 (SEMA4_Gate07)	R/W	0x00	on page 47-5
0x0008	Semaphores gate 8 (SEMA4_Gate08)	R/W	0x00	on page 47-5
0x0009	Semaphores gate 9 (SEMA4_Gate09)	R/W	0x00	on page 47-5
0x000A	Semaphores gate 10 (SEMA4_Gate10)	R/W	0x00	on page 47-5
0x000B	Semaphores gate 11 (SEMA4_Gate11)	R/W	0x00	on page 47-5
0x000C	Semaphores gate 12 (SEMA4_Gate12)	R/W	0x00	on page 47-5
0x000D	Semaphores gate 13 (SEMA4_Gate13)	R/W	0x00	on page 47-5
0x000E	Semaphores gate 14 (SEMA4_Gate14)	R/W	0x00	on page 47-5
0x000F	Semaphores gate 15 (SEMA4_Gate15)	R/W	0x00	on page 47-5
0x0010–0x003F	Reserved			
0x0040	Semaphores CP0 IRQ notification enable (SEMA4_CP0INE)	R/W	0x0000	on page 47-5
0x0042–0x0047	Reserved			
0x0048	Semaphores CP1 IRQ notification enable (SEMA4_CP1INE)	R/W	0x0000	on page 47-5
0x004A–0x007F	Reserved			
0x0080	Semaphores CP0 IRQ notification (SEMA4_CP0NTF)	R	0x0000	on page 47-6
0x0082–0x0087	Reserved			
0x0088	Semaphores CP1 IRQ notification (SEMA4_CP1NTF)	R	0x0000	on page 47-5
0x008A–0x00FF	Reserved			
0x0100	Semaphores reset gate (SEMA4_RSTGT)	R/W	0x0000	on page 47-7
0x0102	Reserved			
0x0104	Semaphores reset IRQ notification (SEMA4_RSTNTF)	R/W	0x0000	on page 47-8
0x0106–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

47.3.1 Semaphores gate n register (SEMA4_GATE n)

Each semaphore gate is implemented in a 2-bit finite state machine, right-justified in a byte data structure. The hardware uses the bus master number in conjunction with the data patterns to validate all attempted write operations. Only processor bus masters can modify the gate registers. After it is locked, a gate must be opened (unlocked) by the locking processor core.

Multiple gate values can be read in a single access, but only a single gate at a time can be updated via a write operation. 16- and 32-bit writes to multiple gates are allowed, but the write data operand must update the state of a single gate only. A byte write data value of 0x03 is defined as no operation and does not affect the state of the corresponding gate register. Attempts to write multiple gates in a single-aligned access with a size larger than an 8-bit (byte) reference generate an error termination and do not allow any gate state changes.




Figure 47-2. SEMA4 gate n register (SEMA4_GATE n)

Table 47-3. SEMA4_GATE n field descriptions

Field	Description
GTFSM	<p>Gate Finite State Machine. The hardware gate is maintained in a three-state implementation, defined as:</p> <ul style="list-style-type: none"> 00 The gate is unlocked (free). 01 The gate has been locked by processor 0. 10 The gate has been locked by processor 1. 11 This state encoding is never used and therefore reserved. Attempted writes of 0x03 are treated as no operation and do not affect the gate state machine. <p>Note: The state of the gate reflects the last processor that locked it, which can be useful during system debug.</p>

47.3.2 Semaphores processor n IRQ notification enable (SEMA4_CP{0,1}INE)

The application of a hardware semaphore module provides an opportunity for implementation of helpful system-level features. An example is an optional mechanism to generate a processor interrupt after a failed lock attempt. Traditional software gate functions execute a spin-wait loop in an effort to obtain and lock the referenced gate. With this module, the processor that fails in the lock attempt could continue with other tasks and allow a properly enabled notification interrupt to return its execution to the original lock function.

The optional notification interrupt function consists of two registers for each processor: an interrupt notification enable register (SEMA4_CP n INE) and the interrupt request register (SEMA4_CP n NTF). To support implementations with more than 16 gates, these registers can be referenced with aligned 16- or 32-bit accesses. For the SEMA4_CP n INE registers, unimplemented bits read as zeroes and writes are ignored.

Offset: 0x0040 (SEMA4_CP0INE)
0x0048 (SEMA4_CP1INE) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INE0	INE1	INE2	INE3	INE4	INE5	INE6	INE7	INE8	INE9	INE10	INE11	INE12	INE13	INE14	INE15
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-3. Semaphores processor n IRQ notification enable (SEMA4_CP{0,1}INE)

Table 47-4. SEMA4_CP{0,1}NTF field descriptions

Field	Description
INE n	Interrupt Request Notification Enable n . This field is a bitmap to enable the generation of an interrupt notification from a failed attempt to lock gate n . 0 The generation of the notification interrupt is disabled. 1 The generation of the notification interrupt is enabled.

47.3.3 Semaphores processor n IRQ notification (SEMA4_CP{0,1}NTF)

The notification interrupt is generated via a unique finite state machine, one per hardware gate. This machine operates in the following manner:

- When an attempted lock fails, the FSM enters a first state where it waits until the gate is unlocked.
- After it is unlocked, the FSM enters a second state where it generates an interrupt request to the failed lock processor.
- When the failed lock processor succeeds in locking the gate, the IRQ is automatically negated and the FSM returns to the idle state. However, if the other processor locks the gate again, the FSM returns to the first state, negates the interrupt request, and waits for the gate to be unlocked again.

The notification interrupt request is implemented in a 3-bit, five-state machine, where two specific states are encoded and program-visible as SEMA4_CP0NTF[GN n] and SEMA4_CP1NTF[GN n].

Offset: 0x0080 (SEMA4_CP0NTF)
0x0088 (SEMA4_CP1NTF) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	GN0	GN1	GN2	GN3	GN4	GN5	GN6	GN7	GN8	GN9	GN10	GN11	GN12	GN13	GN14	GN15
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-4. Semaphores processor n IRQ notification (SEMA4_CP{0,1}NTF)

Table 47-5. SEMA4_CP{0,1}NTF field descriptions

Field	Description
GN n	Gate n Notification. This read-only field is a bitmap of the interrupt request notification from a failed attempt to lock gate n . 0 No notification interrupt generated. 1 Notification interrupt generated.

47.3.4 Semaphores (secure) reset gate n (SEMA4_RSTGT)

Although the intent of the hardware gate implementation specifies a protocol where the locking processor must unlock the gate, it is recognized that system operation may require a reset function to re-initialize the state of any gate(s) without requiring a system-level reset.

To support this special gate reset requirement, the SEMA4 unit implements a secure reset mechanism that allows a hardware gate (or all the gates) to be initialized by following a specific dual-write access pattern. Using a technique similar to that required for the servicing of a software watchdog timer, the secure gate reset requires two consecutive writes with predefined data patterns from the same processor to force the clearing of the specified gate(s). The required access pattern is:

1. A processor performs a 16-bit write to the SEMA4_RSTGT memory location. The most significant byte (SEMA4_RSTGT[RSTGDP]) must be 0xE2; the least significant byte is a “don’t care” for this reference.
2. The same processor then performs a second 16-bit write to the SEMA4_RSTGT location. For this write, the upper byte (SEMA4_RSTGT[RSTGDP]) is the logical complement of the first data pattern (0x1D) and the lower byte (SEMA4_RSTGT[RSTGTN]) specifies the gate(s) to be reset. This gate field can specify a single gate be cleared or that all gates are cleared.
3. Reads of the SEMA4_RSTGT location return information on the 2-bit state machine (SEMA4_RSTGT[RSTGSM]) that implements this function, the bus master performing the reset (SEMA4_RSTGT[RSTGMS]) and the gate number(s) last cleared (SEMA4_RSTGT[RSTGTN]). Reads of the SEMA4_RSTGT register do not affect the secure reset finite state machine in any manner.




Figure 47-5. Semaphores (secure) reset gate n (SEMA4_RSTGT)

Table 47-6. SEMA4_RSTGT field descriptions

Field	Description
RSTGSM	Reset Gate Finite State Machine. The reset state machine is maintained in a 2-bit, three-state implementation, defined as: 00 Idle, waiting for the first data pattern write. 01 Waiting for the second data pattern write. 10 The 2-write sequence has completed. Generate the specified gate reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. 11 This state encoding is never used and therefore reserved. Reads of the SEMA4_RSTGT register return the encoded state machine value. Note the RSTGSM = 0b10 state is valid for a single machine cycle only, so it is impossible for a read to return this value.
RSTGMS	Reset Gate Bus Master. This 3-bit read-only field records the logical number of the bus master performing the gate reset function. The reset function requires that the two consecutive writes to this register be initiated by the same bus master to succeed. This field is updated each time a write to this register occurs. 000 Bus master is Core_0. 001 Bus master is Core_1. All other values are reserved.
RSTGTN	Reset Gate Number. This 8-bit field specifies the specific hardware gate to be reset. This field is updated by the second write. If RSTGTN < 64, then reset the single gate defined by RSTGTN, else reset all the gates. The corresponding secure IRQ notification state machine(s) are also reset.
RSTGDP	Reset Gate Data Pattern. This write-only field is accessed with the specified data patterns on the two consecutive writes to enable the gate reset mechanism. For the first write, RSTGDP = 0xE2 while the second write requires RSTGDP = 0x1D.

47.3.5 Semaphores (secure) Reset IRQ notification (SEMA4_RSTNTF)

As with the case of the secure reset function and the hardware gates, it is recognized that system operation may require a reset function to re-initialize the state of the IRQ notification logic without requiring a system-level reset.

To support this special notification reset requirement, the SEMA4 unit implements a secure reset mechanism that allows an IRQ notification (or all the notifications) to be initialized by following a specific dual-write access pattern. When successful, the specified IRQ notification state machine(s) are reset. Using a technique similar to that required for the servicing of a software watchdog timer, the secure reset mechanism requires two consecutive writes with predefined data patterns from the same processor to force the clearing of the IRQ notification(s). The required access pattern is:

1. A processor performs a 16-bit write to the SEMA4_RSTNTF memory location. The most significant byte (SEMA4_RSTNTF[RSTNDP]) must be 0x47; the least significant byte is a “don’t care” for this reference.
2. The same processor performs a second 16-bit write to the SEMA4_RSTNTF location. For this write, the upper byte (SEMA4_RSTNTF[RSTNDP]) is the logical complement of the first data pattern (0xb8) and the lower byte (SEMA4_RSTNTF[RSTNTN]) specifies the notification(s) to be reset. This field can specify a single notification be cleared or that all notifications are cleared.

- Reads of the SEMA4_RSTNTF location return information on the 2-bit state machine (SEMA4_RSTNTF[RSTNSM]) that implements this function, the bus master performing the reset (SEMA4_RSTNTF[RSTNMS]) and the notification number(s) last cleared (SEMA4_RSTNTF[RSTNTN]). Reads of the SEMA4_RSTNTF register do not affect the secure reset finite state machine in any manner.




Figure 47-6. Semaphores (secure) Reset IRQ notification (SEMA4_RSTNTF)

Table 47-7. SEMA4_RSTNTF field descriptions

Field	Description
RSTNSM	Reset Notification Finite State Machine. The reset state machine is maintained in a 2-bit, three-state implementation, defined as: 00 Idle, waiting for the first data pattern write. 01 Waiting for the second data pattern write. 10 The two-write sequence has completed. Generate the specified notification reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. 11 This state encoding is never used and therefore reserved. Reads of the SEMA4_RSTNTF register return the encoded state machine value. Note the RSTNSM = 0b10 state is valid for a single machine cycle only, so it is impossible for a read to return this value.
RSTNMS	Reset Notification Bus Master. This 3-bit read-only field records the logical number of the bus master performing the notification reset function. The reset function requires that the two consecutive writes to this register be initiated by the same bus master to succeed. This field is updated each time a write to this register occurs. 000 Bus master is Core_0. 001 Bus master is Core_1. All other values are reserved.
RSTNTN	Reset Notification Number. This 8-bit field specifies the specific IRQ notification state machine to be reset. This field is updated by the second write. If RSTNTN < 64, then reset the single IRQ notification machine defined by RSTNTN, else reset all the notifications.
RSTNDP	Reset Notification Data Pattern. This write-only field is accessed with the specified data patterns on the two consecutive writes to enable the notification reset mechanism. For the first write, RSTNDP = 0x47 while the second write requires RSTNDP = 0xb8.

47.4 Functional description

Multi-processor systems require a function that can be used to safely and easily provide a locking mechanism that is then used by system software to control access to shared data structures, shared hardware resources, and etc. These gating mechanisms are used by the software to serialize (and synchronize) writes to shared data and/or resources to prevent race conditions and preserve memory coherency between processes and processors.

For example, if processor X enters a section of code where shared data values are to be updated or read coherently, it must first acquire a semaphore. This locks, or closes, a software gate. After the gate has been locked, a properly architected software system does not allow other processes (or processors) to execute the same code segment or modify the shared data structure protected by the gate, that is, other processes/processors are locked out. Many software implementations include a spin-wait loop within the lock function until the locking of the gate is accomplished. After the lock has been obtained, processor X continues execution and updates the data values protected by the particular lock. After the updates are complete, processor X unlocks (or opens) the software gate, allowing other processes/processors access to the updated data values.

These three important rules must be followed for a correctly implemented system solution:

- All writes to shared data values or shared hardware resources must be protected by a gate variable.
- After a processor locks a gate, accesses to the shared data or resources by other processes/processors must be blocked. This is enforced by software conventions.
- The processor that locks a particular gate is the only processor that can unlock, or open, that gate.

Information in the hardware gate identifying the locking processor can be useful for system-level debugging.

The Hennessy/Patterson text on computer architecture offers this description of software gating:

“One of the major requirements of a shared-memory architecture multiprocessor is being able to coordinate processes that are working on a common task. Typically, a programmer will use *lock variables* to synchronize the processes.

The difficulty for the architect of a multiprocessor is to provide a mechanism to decide which processor gets the lock and to provide the operation that locks a variable. Arbitration is easy for shared-bus multiprocessors, since the bus is the only path to memory. The processor that gets the bus locks out all the other processors from memory. If the CPU and bus provide an atomic swap operation, programmers can create locks with the proper semantics. The adjective *atomic* is key, for it means that a processor can both read a location **and** set it to the locked value in the same bus operation, preventing any other processor from reading or writing memory.” [Hennessy/Patterson, *Computer Architecture: A Quantitative Approach*, pp. 471–472]

The classic text continues with a description of the steps required to lock/unlock a variable using an atomic swap instruction.

“Assume that 0 means unlocked and 1 means locked. A processor first reads the lock variable to test its state. A processor keeps reading and testing until the value indicates that the lock is unlocked. The processor then races against all other processes that were similarly “spin waiting” to see who can lock the variable first. All processes use a swap instruction that reads the old value and stores a 1 into the lock variable. The single winner will see the 0, and the losers will see a 1 that was placed there by the winner. (The losers will continue to set the variable to the locked value, but that doesn’t matter.) The winning processor executes the code after the lock and then stores a 0 into the lock when it exits, starting the race all over again. Testing the old value and then setting to a new value is why the atomic swap instruction is called *test and set* in some instruction sets.” [Hennessy/Patterson, *Computer Architecture: A Quantitative Approach*, pp. 472–473]

The sole drawback to a hardware-based semaphore module is the limited number of semaphores versus the infinite number that can be supported with Power Architecture reservation instructions.

47.4.1 Semaphore usage

Example 1: Inter-processor communication done with software interrupts and semaphores.

- The e200z7_1 uses software interrupts to tell the e200z7_0 that new data is available, or the e200z7_0 does the same to tell the e200z7_1 that there is new data available for transmission.
- Because only eight software interrupts are available, the user may need RAM locations or general-purpose registers in the SIUL to refine the meaning of the software interrupt.
- Messages are passed between cores in a defined section of system RAM.
- Before a core updates a message, it must check the associated semaphore to see if the other core is in the process of updating the same message. If the RAM not being updated, then the semaphore must first be locked, then the message can be updated. A software interrupt can be sent to the other core and the semaphore can be unlocked. If the RAM is being updated, the CPU must wait for the other core to unlock the semaphore before proceeding with update.
- Using the same memory location for bidirectional communication might be difficult, so two one-way message areas might work better.
 - For example, if both cores want to update the same location, then the following sequence may occur.
 1. The e200z7_1 locks the semaphore, updates the memory, unlocks the semaphore, and generates a software interrupt to the e200z7_0.
 2. Before the e200z7_0 takes the software interrupt request, it finds the semaphore to be unlocked, so it writes new data to the memory.
 3. The e200z7_0 software interrupt ISR reads the data sent to the e200z7_1, not the data sent from the e200z7_1, and performs an incorrect operation.
 - Semaphores do not prevent this situation from occurring.

Example 2: Coherent read done with semaphores.

- The e200z7_0 wants to coherently read a section of shared memory.
- The e200z7_0 should check that the semaphore for the shared memory is not currently set.
- The e200z7_0 should set the semaphore for the shared memory to prevent the e200z7_1 from updating the shared memory.
- The e200z7_0 reads the required data, then unlock the semaphore.

47.5 Initialization information

The reset state of the SEMA4 unit allows it to begin operation without the need for any further initialization. All the internal state machines are cleared by any reset event, allowing the unit to immediately begin operation.

47.6 Application information

In an operational multi-core system, most interactions involving the SEMA4 unit involves reads and writes to the SEMA4_GATE n registers for implementation of the hardware-enforced software gate functions. Typical code segments for gate functions perform the following operations:

- To lock (close) a gate
 - The processor performs a byte write of `logical_processor_number + 1` to `gate[i]`
 - The processor reads back `gate[i]` and checks for a value of `logical_processor_number + 1`
 - If the compare indicates the expected value
 - then the gate is locked; proceed with the protected code segment
 - else
 - lock operation failed;
 - repeat process beginning with byte write to `gate[i]` in spin-wait loop, or
 - proceed with another execution path and wait for failed lock interrupt notification

A simple C-language example of a gatelock function is shown in [Example 47-1](#). This function follows the Hennessy/Patterson example.

Example 47-1. Sample Gatelock Function

```

#define UNLOCK      0
#define CP0_LOCK    1
#define CP2_LOCK    2

void gateLock (n)
int  n;              /* gate number to lock */
{
    int  i;
    int  current_value;
    int  locked_value;

    i = processor_number(); /* obtain logical CPU number */

    if (i == 0)
        locked_value = CP0_LOCK;
    else
        locked_value = CP1_LOCK;

    /* read the current value of the gate and wait until the state == UNLOCK */
    do {
        current_value = gate[n];
    } while (current_value != UNLOCK);

    /* the current value of the gate == UNLOCK. attempt to lock the gate for this
       processor. spin-wait in this loop until gate ownership is obtained */
    do {
        gate[n] = locked_value; /* write gate with processor_number + 1 */
        current_value = gate[n]; /* read gate to verify ownership was obtained */
    } while (current_value != locked_value);
}

```

- To unlock (open) a gate

- After completing the protected code segment, the locking processor performs a byte write of zeroes to `gate[i]`, unlocking (opening) the gate

In this example, a reference to `processor_number ()` retrieves this hardware configuration value. The logical processor numbers are defined by a hardwired input vector to the individual cores. For PowerPC cores, SPR 286 contains this value. A single instruction can be used to move the contents of the PIR into a general-purpose register: `mfspr rx,286` where `rx` is the destination GPR n .

If the optional failed lock IRQ notification mechanisms are used, then accesses to the related registers (`SEMA4_CP n INE`, `SEMA4_CP n NTF`) are required. There is no required negation of the failed lock write notification interrupt as the request is automatically negated by the SEMA4 unit once the gate has been successfully locked by the failing processor.

Finally, in the event a system state requires a software-controlled reset of a gate or IRQ notification register(s), accesses to the secure reset control registers (`SEMA4_RSTGT`, `SEMA4_RSTNTF`) are required. For these situations, it is recommended that the appropriate IRQ notification enable(s) (`SEMA4_CP n INE`) bits be disabled before initiating the secure reset 2-write sequence to avoid any race conditions involving spurious notification interrupt requests.

47.7 DMA requests

No DMA requests are associated with the SEMA4 unit.

Chapter 48

System Integration Unit Lite (SIUL)

48.1 Introduction

This chapter describes the System Integration Unit Lite (SIUL), which is used for the management of the pads and their configuration. It controls the multiplexing of the alternate functions used on all pads as well as being responsible for the management of the external interrupts to the device.

48.2 Overview

The System Integration Unit Lite (SIUL) controls the MCU pad configuration, ports, general-purpose input and output (GPIO) signals and external interrupts with trigger event configuration. [Figure 48-1](#) shows a block diagram of the SIUL and its interfaces to other system components.

The module provides dedicated general-purpose pads that can be configured as either inputs or outputs. When configured as an output, you can write to an internal register to control the state driven on the associated output pad. When configured as an input, the state of the associated pad can be detected by reading the value from an internal register. When configured as an input and output, the pad value can be read back, which can be used a method of checking if the written value appeared on the pad.




Figure 48-1. System Integration Unit Lite block diagram

48.3 Features

The SIUL supports these features:

- GPIO
 - GPIO function on 234 I/O pins
 - Dedicated input and output registers for each GPIO pin
- External interrupts
 - 4 system interrupt vectors for 32 interrupt sources
 - 32 programmable digital glitch filters
 - Independent interrupt mask
 - Edge detection
- System configuration
 - Pad configuration control

48.3.1 Register Protection

The individual registers of the SIUL are protected from accidental writes. See [Chapter 45, Register Protection \(REG_PROT\)](#).

48.4 External signal description

The pad configuration allows flexible, centralized control of the pin electrical characteristics of the MCU with the GPIO control providing centralized general purpose I/O for an MCU that multiplexes GPIO with other signals at the I/O pads. These other signals, or alternate functions, normally are the peripherals functions. The internal multiplexing allows user selection of the input to chip-level signal multiplexors. Each GPIO port communicates via 16 I/O channels. In order to use the pad as a GPIO, the corresponding Pad Configuration Registers (PCR) for all pads used in the port must be configured as GPIO rather than as the alternate pad function.

[Table 48-1](#) lists the external pins used by the SIUL.

Table 48-1. SIUL Signal Properties

Name	I/O Type	Function
System Configuration		
GPIO[0:233] ¹	I/O	General-Purpose I/O
External Interrupt		
EIRQ[0:8, 10:18, 22, 30:31, 35:38, 77:81, 96:97]	Input	External Interrupt Request Input

NOTES:

¹ GPIO [35], GPIO [40], GPIO [41], GPIO [61], GPIO [63], GPIO [65], GPIO [67], GPIO [72], GPIO [77], GPIO [79], GPIO [81], GPIO [82], GPIO [83], GPIO [96], GPIO [97], GPIO [104], GPIO [105], GPIO [106], and GPIO [107] are not implemented.

48.4.1 Detailed Signal Descriptions

48.4.1.1 General-purpose I/O pins (GPIO[0:233])

The GPIO pins provide general-purpose input and output function. The GPIO pins are generally multiplexed with other I/O pin functions. Each GPIO input and output is separately controlled by an input (GPDIn_n) or output (GPDOn_n) register. See [Section 48.5.2.10, GPIO Pad Data Output Registers \(GPDOn_3–GPDOn232_233\)](#), and [Section 48.5.2.11, GPIO Pad Data Input Registers \(GPDIn\)](#).

48.4.1.2 External interrupt request input pins (EIRQ[0:31])

The EIRQ[0:31] are connected to the SIUL inputs. Rising or falling edge events are enabled by setting the corresponding bits in the SIU_IREER or the SIU_IFEER register. See [Section 48.5.2.5, Interrupt Rising-Edge Event Enable Register \(IREER\)](#), and [Section 48.5.2.6, Interrupt Falling-Edge Event Enable Register \(IFEER\)](#).

48.5 Memory Map and Registers Description

This section provides a detailed description of all registers accessible in the SIUL module.

48.5.1 SIUL memory map

[Table 48-2](#) gives an overview on the SIUL registers implemented on the device.

Table 48-2. SIUL memory map

Offset from SIU_BASE (0xC3F9_0000)	Register	Access ¹	Reset Value ²	Location
0x0000	Reserved			
0x0004	MCU ID Register #1 (MIDR1)	R	— ³	on page 48-5
0x0008	MCU ID Register #2 (MIDR2)	R	— ³	on page 48-5
0x000C–0x0013	Reserved			
0x0014	Interrupt Status Flag Register (ISR)	RW	0x0000_0000	on page 48-7
0x0018	Interrupt Request Enable Register (IRER)	RW	0x0000_0000	on page 48-7
0x001C–0x0027	Reserved			
0x0028	Interrupt Rising-Edge Event Enable (IREER)	RW	0x0000_0000	on page 48-8
0x002C	Interrupt Falling-Edge Event Enable (IFEER)	RW	0x0000_0000	on page 48-8
0x0030	Interrupt Filter Enable Register (IFER)	RW	0x0000_0000	on page 48-9
0x0034–0x003F	Reserved			
0x0040–0x0210 See Table 48-11 .	Pad Configuration Registers 0–233 (PCR0–PCR233 ⁴)	RW	See Table 48-11 .	on page 48-10
0x0212–0x04FF	Reserved			

Table 48-2. SIUL memory map (continued)

Offset from SIU_BASE (0xC3F9_0000)	Register	Access ¹	Reset Value ²	Location
0x0500–0x053C See Table 48-13 .	Pad Selection for Multiplexed Inputs (PSMI0–PSMI60)	RW	0x0000_0000	on page 48-19
0x0540–0x05FF	Reserved			
0x0600–0x06E8 See Table 48-16 .	GPIO Pad Data Output Register (GPDO0_3–GPDO232_233 ⁴)	RW	0x0000_0000	on page 48-24
0x06EC–0x07FF	Reserved			
0x0800–0x08E8 See Table 48-18 .	GPIO Pad Data Input Register (GPDIO_3–GPDIO232_233 ⁴)	R	0x0000_0000	on page 48-26
0x08EC–0x0BFF	Reserved			
0x0C00–0x0C1C See Table 48-20 .	Parallel GPIO Pad Data Out Register (PGPDO0–PGPDO7)	RW	0x0000_0000	on page 48-27
0x0C20–0x0C3F	Reserved			
0x0C40–0x0C5C See Table 48-22 .	Parallel GPIO Pad Data In Register (PGPDI0–PGPDI7)	R	0x0000_0000	on page 48-28
0x0C60–0x0C7F	Reserved			
0x0C80–0x0CBC See Table 48-24 .	Masked Parallel GPIO Pad Data Out Register (MPGPDO0–MPGPDO15)	W	0x0000_0000	on page 48-29
0x0CC0–0x0FFF	Reserved			
0x1000–0x107C See Table 48-26 .	Interrupt Filter Maximum Counter Register (IFMC0–IFMC31)	RW	0x0000_0000	on page 48-31
0x1080	Interrupt Filter Clock Prescaler Register (IFCP)	RW	0x0000_0000	on page 48-32
0x1084–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ Device-specific. Please see register description.
- ⁴ GPIO [35], GPIO [40], GPIO [41], GPIO [61], GPIO [63], GPIO [65], GPIO [67], GPIO [72], GPIO [77], GPIO [79], GPIO [81], GPIO [82], GPIO [83], GPIO [96], GPIO [97], GPIO [104], GPIO [105], GPIO [106], and GPIO [107] are not implemented.

NOTE

A transfer error is issued when trying to access completely reserved register space.

48.5.2 Register Description

This section describes the SIUL registers in address order.

48.5.2.1 MCU ID Register 1 (MIDR1)

This register contains information that identifies the device.




Figure 48-2. MCU ID Register 1 (MIDR1)

Table 48-3. MIDR1 field descriptions

Field	Description
PARTNUM [15:0]	MCU Part Number Read-only, device part number of the MCU. 0101_0110_0111_0101 (5675): PXS3020 0101_0110_0111_0011 (5673): PXS3015 0101_0110_0111_0001 (5671): PXS3010 For the full part number, this field needs to be combined with MIDR2[PARTNUM].
CSP	Always reads 0.
PKG	Package Settings Can be read by software to determine the package type that is used for the particular device:
MAJOR_MASK	Major Mask Revision. Read-only counter starting at 0x0. Incremented each time when there is a resynthesis.
MINOR_MASK	Minor Mask Revision. Read-only counter starting at 0x0. Incremented each time a mask change is done.

48.5.2.2 MCU ID Register 2 (MIDR2)

This register contains information that identifies the device.

Address: Base + 0x0008

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SF	FLASH_SIZE_1[3:0]			FLASH_SIZE_2[3:0]			0	0	0	0	0	0	0		
W																
Reset	0	0	x	x	x	0	x	x	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PARTNUM[23:16]						0	0	0	EE	0	0	0	FR		
W																
Reset	0	1	0	0	1	0	1	1	0	0	0	x	0	0	0	x

Figure 48-3. MCU ID Register 2 (MIDR2)

Table 48-4. MIDR2 field descriptions

Field	Description
SF	Manufacturer 0 Freescale 1 Reserved
FLASH_SIZE_1 [3:0]	Coarse granularity for flash memory size. Combine with FLASH_SIZE_2 to calculate the actual memory size. 0011 128 KB 0100 256 KB 0101 512 KB 0110 1 MB 0111 2 MB (PXS30) All other values are reserved.
FLASH_SIZE_2 [3:0]	Fine granularity for flash memory size. Combine with FLASH_SIZE_1 to calculate the actual memory size. 0000 0 × (FLASH_SIZE_1 ÷ 8) 0010 2 × (FLASH_SIZE_1 ÷ 8) 0100 4 × (FLASH_SIZE_1 ÷ 8) ... 1110 14 × (FLASH_SIZE_1 ÷ 8) 1111 15 × (FLASH_SIZE_1 ÷ 8)
PARTNUM[23:16]	ASCII character in MCU part number. 0x4B: K family (PXS30)
EE	Data flash memory present. 0 No data flash memory is present. 1 Data flash memory is present.
FR	FlexRay present. 0 FlexRay is not present. 1 FlexRay is present.

48.5.2.3 Interrupt Status Flag Register (ISR)

The Interrupt Status Flag Register (ISR) holds the interrupt flags.




Figure 48-4. Interrupt Status Flag Register (ISR)

Table 48-5. ISR field descriptions

Field	Description
EIF[x]	<p>External Interrupt Status Flag <i>x</i></p> <p>This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER[x]), EIF[x] causes an interrupt request.</p> <p>0 No interrupt event has occurred on the pad. 1 An interrupt event as defined by IREER[x] and IFEER[x] has occurred.</p>

48.5.2.4 Interrupt Request Enable Register (IRER)

The Interrupt Request Enable Register (IRER) enables the interrupt messaging to the interrupt controller.




Figure 48-5. Interrupt Request Enable Register (IRER)

Table 48-6. IREER field descriptions

Field	Description
EIRE[x]	External Interrupt Request Enable x 0 Interrupt requests from the corresponding EIR[x] bit are disabled. 1 A set EIR[x] bit causes an interrupt request.

48.5.2.5 Interrupt Rising-Edge Event Enable Register (IREER)

The Interrupt Rising-Edge Event Enable Register (IREER) register enables rising-edge triggered events on the corresponding interrupt pads.




Figure 48-6. Interrupt Rising-Edge Event Enable Register (IREER)

Table 48-7. IREER field descriptions

Field	Description
IREE[x]	Enable rising-edge events to cause the EIF[x] bit to be set. 0 Rising-edge event is disabled. 1 Rising-edge event is enabled.

48.5.2.6 Interrupt Falling-Edge Event Enable Register (IFEER)

The Interrupt Falling-Edge Event Enable Register (IFEER) enables falling-edge triggered events on the corresponding interrupt pads.




Figure 48-7. Interrupt Falling-Edge Event Enable Register (IFEER)

Table 48-8. IFEER field descriptions

Field	Description
IFEE[x]	Enable falling-edge events to cause the EIF[x] bit to be set. 0 Falling-edge event is disabled. 1 Falling-edge event is enabled.

NOTE

If both the IREE and IFEE bits are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt is never set.

48.5.2.7 Interrupt Filter Enable Register (IFER)

The Interrupt Filter Enable Register (IFER) register enables or disables a digital filter counter on the interrupt pads to filter out glitches on the inputs.




Figure 48-8. Interrupt Filter Enable Register (IFER)

Table 48-9. IFER field descriptions

Field	Description
IFE[x]	Enable digital glitch filter on the interrupt pad input. 0 Filter is disabled. 1 Filter is enabled.

48.5.2.8 Pad Configuration Registers (PCR n)

The Pad Configuration Registers (PCR n) allow configuration of the static electrical and functional characteristics associated with I/O pads. Each PCR n controls the characteristics of a single pad.

Address: Base + 0x0040 (PCR0)

...
Base + 0x0212 (PCR233) See [Table 48-11](#).

Access: User read/write




Figure 48-9. Pad Configuration Registers (PCR n)

NOTES:

¹ See [Table 48-11](#).

NOTE

16- and 32-bit accesses are supported.

Table 48-10. PCR n field descriptions

Field	Description
HYS	Input Hysteresis. This bit controls whether the hysteresis output signal from the SIUL is asserted or negated. 0 Hysteresis enable signal is negated for the pad. 1 Hysteresis enable signal is asserted for the pad.
SMC	Safe Mode Control. This bit supports the overriding of the automatic deactivation of the output buffer of the associated pad upon entering Safe mode of the device. 0 In Safe mode, the output buffer of the pad is disabled. 1 In Safe mode, the output buffer remains functional.
APC	Analog Pad Control. This bit enables the usage of the pad as analog input. 0 Analog input path from the pad is gated and cannot be used. 1 Analog input path switch can be enabled by the ADC.

Table 48-10. PCR n field descriptions (continued)

Field	Description
PA[1:0]	Pad Output Assignment. This field selects the function that is allowed to drive the output of a multiplexed pad. The PA field size can vary from zero to two bits, depending on the number of output functions associated with this pad. 00 Alternative Mode 0: GPIO. 01 Alternative Mode 1. 10 Alternative Mode 2. 11 Alternative Mode 3.
OBE	Output Buffer Enable This bit enables the output buffer of the pad in case the pad is in GPIO mode. 0 Output Buffer of the pad is disabled when PA = 00. 1 Output Buffer of the pad is enabled when PA = 00.
IBE	Input Buffer Enable This bit enables the input buffer of the pad. 0 Input Buffer of the pad is disabled. 1 Input Buffer of the pad is enabled.
ODE	Open Drain Output Enable. This bit controls output driver configuration for the pads connected to this signal. Either open drain or push/pull driver configurations can be selected. This feature applies to output pads only. 0 Open drain enable signal is negated for the pad. 1 Open drain enable signal is asserted for the pad.
SRC[2:0]	Slew Rate Control 000 Slowest configuration. ... 111 Fastest configuration. Note: For any given PCR n register, not all the SRC bits may be implemented. See Table 48-11 for more information. SRC bits shown as “x” are not implemented and should not be written.
WPE	Weak Pull Up/Down Enable. This bit controls whether the weak pull up/down devices are enabled/disabled for the pad connected to this signal. 0 Weak pull device enable signal is negated for the pad. 1 Weak pull device enable signal is asserted for the pad.
WPS	Weak Pull Up/Down Select. This bit controls whether weak pull up or weak pull down devices are used for the pads connected to this signal when weak pull up/down devices are enabled. 0 The pull down is enabled. 1 The pull up is enabled.

Table 48-11. PCR n Addresses

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x0040	PCR0	X0XX_X000_XX0X_X000	GPIO[0]	C6	D7
0x0042	PCR1	X0XX_X000_XX0X_X000	GPIO[1]	C7	C7
0x0044	PCR2	X0XX_X000_XX0X_X000	GPIO[2]	C8	C8
0x0046	PCR3	X0XX_X001_XX0X_X010	GPIO[3]	C9	C9
0x0048	PCR4	X0XX_X000_XX0X_X000	GPIO[4]	T15	AA20

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x004A	PCR5	X0XX_0000_XX0X_X000	GPIO[5]	H4	K2
0x004C	PCR6	X0XX_X000_XX0X_X000	GPIO[6]	K3	K3
0x004E	PCR7	X0XX_X000_XX0X_X000	GPIO[7]	K4	K4
0x0050	PCR8	X0XX_X000_XX0X_X000	GPIO[8]	F4	J4
0x0052	PCR9	X0XX_X000_XX0X_X000	GPIO[9]	B6	B6
0x0054	PCR10	X0XX_0000_XX0X_X000	GPIO[10]	J3	L3
0x0056	PCR11	X00X_X000_XX0X_X000	GPIO[11]	L3	U4
0x0058	PCR12	X00X_X000_XX0X_X000	GPIO[12]	T3	AB3
0x005A	PCR13	X0XX_X000_XX0X_X000	GPIO[13]	U3	AC3
0x005C	PCR14	X0XX_X000_XX0X_X000	GPIO[14]	B4	B4
0x005E	PCR15	X0XX_X000_XX0X_X000	GPIO[15]	D3	D3
0x0060	PCR16	X0XX_0000_XX0X_X000	GPIO[16]	B15	B21
0x0062	PCR17	X0XX_0000_XX0X_X000	GPIO[17]	C14	C20
0x0064	PCR18	X0XX_0000_XX0X_X000	GPIO[18]	R14	V20
0x0066	PCR19	X0XX_0000_XX0X_X000	GPIO[19]	W20	W20
0x0068	PCR20	X1XX_X110_XX0X_X100	GPIO[20]	L17	AB18
0x006A	PCR21	X1XX_X001_XX0X_X011	GPIO[21]	AA19	AA19
0x006C	PCR22	X0XX_0000_XX0X_X000	GPIO[22]	B3	B3
0x006E	PCR23	XX0X_X0X0_XXXX_XXXX	GPIO[23]	P7	AB10
0x0070	PCR24	XX0X_X0X0_XXXX_XXXX	GPIO[24]	T10	AC10
0x0072	PCR25	XX0X_X0X0_XXXX_XXXX	GPIO[25]	U11	Y14
0x0074	PCR26	XX0X_X0X0_XXXX_XXXX	GPIO[26]	T11	AA14
0x0076	PCR27	XX0X_X0X0_XXXX_XXXX	GPIO[27]	R11	AB14
0x0078	PCR28	XX0X_X0X0_XXXX_XXXX	GPIO[28]	P11	AC14
0x007A	PCR29	XX0X_X0X0_XXXX_XXXX	GPIO[29]	T12	AA15
0x007C	PCR30	XX0X_X0X0_XXXX_XXXX	GPIO[30]	R12	AB15
0x007E	PCR31	XX0X_X0X0_XXXX_XXXX	GPIO[31]	T13	AA16
0x0080	PCR32	XX0X_X0X0_XXXX_XXXX	GPIO[32]	—	AB16
0x0082	PCR33	XX0X_X0X0_XXXX_XXXX	GPIO[33]	R10	AA11
0x0084	PCR34	XX0X_X0X0_XXXX_XXXX	GPIO[34]	—	AC11
0x0086	reserved	—			
0x0088	PCR36	X0XX_0000_XX0X_X000	GPIO[36]	L1	L1

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x008A	PCR37	X0XX_0000_XX0X_X000	GPIO[37]	G3	K1
0x008C	PCR38	X0XX_0000_XX0X_X000	GPIO[38]	D4	D4
0x008E	PCR39	X0XX_0000_XX0X_X000	GPIO[39]	M3	M3
0x0090	reserved	—			
0x0092	reserved	—			
0x0094	PCR42	X0XX_0000_XX0X_X000	GPIO[42]	J4	L2
0x0096	PCR43	X0XX_X001_XX0X_X010	GPIO[43]	C6	C6
0x0098	PCR44	X0XX_X000_XX0X_X000	GPIO[44]	D6	D6
0x009A	PCR45	X0XX_X000_XX0X_X000	GPIO[45]	Y9	Y9
0x009C	PCR46	X0XX_0000_XX0X_X000	GPIO[46]	Y10	Y10
0x009E	PCR47	X0XX_X000_XX0X_X000	GPIO[47]	A8	A8
0x00A0	PCR48	X0XX_X000_XX0X_X000	GPIO[48]	B8	B8
0x00A2	PCR49	X0XX_0000_XX0X_X000	GPIO[49]	E3	E3
0x00A4	PCR50	X0XX_0000_XX0X_X000	GPIO[50]	C5	C5
0x00A6	PCR51	X0XX_X000_XX0X_X000	GPIO[51]	A7	A7
0x00A8	PCR52	X0XX_X000_XX0X_X000	GPIO[52]	B7	B7
0x00AA	PCR53	X0XX_0000_XX0X_X000	GPIO[53]	N3	W3
0x00AC	PCR54	X0XX_0000_XX0X_X000	GPIO[54]	P3	Y3
0x00AE	PCR55	X0XX_0000_XX0X_X000	GPIO[55]	R4	AA4
0x00B0	PCR56	X0XX_0000_XX0X_X000	GPIO[56]	V4	V4
0x00B2	PCR57	X0XX_0000_XX0X_X000	GPIO[57]	M1	M1
0x00B4	PCR58	X0XX_X000_XX0X_X000	GPIO[58]	N1	N1
0x00B6	PCR59	X0XX_X000_XX0X_X000	GPIO[59]	P1	P1
0x00B8	PCR60	X0XX_X000_XX0X_X000	GPIO[60]	N3	N3
0x00BA	reserved	—			
0x00BC	PCR62	X0XX_X000_XX0X_X000	GPIO[62]	—	P2
0x00BE	reserved	—			
0x00C0	PCR64	XX0X_X0X0_XXXX_XXXX	GPIO[64]	—	AA17
0x00C2	reserved	—			
0x00C4	PCR66	XX0X_X0X0_XXXX_XXXX	GPIO[66]	—	AA12
0x00C6	reserved	—			
0x00C8	PCR68	XX0X_X0X0_XXXX_XXXX	GPIO[68]	—	AB13

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x00CA	PCR69	XX0X_X0X0_XXXX_XXXX	GPIO[69]	—	AA13
0x00CC	PCR70	XX0X_X0X0_XXXX_XXXX	GPIO[70]	—	AB11
0x00CE	PCR71	XX0X_X0X0_XXXX_XXXX	GPIO[71]	—	AB12
0x00D0	reserved	—			
0x00D2	PCR73	XX0X_X0X0_XXXX_XXXX	GPIO[73]	—	AA18
0x00D4	PCR74	XX0X_X0X0_XXXX_XXXX	GPIO[74]	—	Y17
0x00D6	PCR75	XX0X_X0X0_XXXX_XXXX	GPIO[75]	—	AB17
0x00D8	PCR76	XX0X_X0X0_XXXX_XXXX	GPIO[76]	—	Y18
0x00DA	reserved	—			
0x00DC	PCR78	X0XX_X000_XX0X_X000	GPIO[78]	P13	Y15
0x00DE	reserved	—			
0x00E0	PCR80	X0XX_X000_XX0X_X000	GPIO[80]	—	R3
0x00E2	reserved	—			
0x00E4	reserved	—			
0x00E6	reserved	—			
0x00E8	PCR84	X0XX_0000_XX0X_X000	GPIO[84]	D2	D2
0x00EA	PCR85	X0XX_0000_XX0X_X000	GPIO[85]	D1	E2
0x00EC	PCR86	X0XX_0000_XX0X_X000	GPIO[86]	E2	D1
0x00EE	PCR87	X0XX_0000_XX0X_X000	GPIO[87]	J1	G1
0x00F0	PCR88	X0XX_0000_XX0X_X000	GPIO[88]	K2	G4
0x00F2	PCR89	X0XX_0000_XX0X_X000	GPIO[89]	K1	H3
0x00F4	PCR90	X0XX_0000_XX0X_X000	GPIO[90]	L1	H1
0x00F6	PCR91	X0XX_0000_XX0X_X000	GPIO[91]	L2	H4
0x00F8	PCR92	X0XX_X001_XX0X_X010	GPIO[92]	P8	Y11
0x00FA	PCR93	X0XX_0000_XX0X_X000	GPIO[93]	P12	Y16
0x00FC	PCR94	X0XX_0000_XX0X_X000	GPIO[94]	—	AA22
0x00FE	PCR95	X0XX_0000_XX0X_X000	GPIO[95]	—	AB21
0x0100	reserved	—			
0x0102	reserved	—			
0x0104	PCR98	X0XX_0000_XX0X_X000	GPIO[98]	—	R1
0x0106	PCR99	X0XX_X000_XX0X_X000	GPIO[99]	—	P3
0x0108	PCR100	X0XX_X000_XX0X_X000	GPIO[100]	—	N4

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x010A	PCR101	X0XX_X000_XX0X_X000	GPIO[101]	—	R2
0x010C	PCR102	X0XX_X000_XX0X_X000	GPIO[102]	—	P4
0x010E	PCR103	X0XX_X000_XX0X_X000	GPIO[103]	—	T1
0x0110	reserved	—	—	—	—
0X0112	reserved	—	—	—	—
0x0114	reserved	—	—	—	—
0x0116	reserved	—	—	—	—
0x0118	PCR108	X0XX_0000_XX0X_X000	GPIO[108]	F2	F2
0x011A	PCR109	X0XX_0000_XX0X_X000	GPIO[109]	H1	F1
0x011C	PCR110	X0XX_0000_XX0X_X000	GPIO[110]	A6	A6
0x011E	PCR111	X0XX_0000_XX0X_X000	GPIO[111]	J3	G3
0x0120	PCR112	X0XX_0000_XX0X_X000	GPIO[112]	A5	A5
0x0122	PCR113	X0XX_0000_XX0X_X000	GPIO[113]	F1	F3
0x0124	PCR114	X0XX_0000_XX0X_X000	GPIO[114]	A4	A4
0x0126	PCR115	X0XX_0000_XX0X_X000	GPIO[115]	G1	F4
0x0128	PCR116	X0XX_0000_XX0X_X000	GPIO[116]	—	Y5
0x012A	PCR117	X0XX_0000_XX0X_X000	GPIO[117]	—	T2
0x012C	PCR118	X0XX_0000_XX0X_X000	GPIO[118]	—	U1
0x012E	PCR119	X0XX_X000_XX0X_X000	GPIO[119]	—	AA5
0x0130	PCR120	X0XX_0000_XX0X_X000	GPIO[120]	—	T3
0x0132	PCR121	X0XX_0000_XX0X_X000	GPIO[121]	—	U2
0x0134	PCR122	X0XX_X000_XX0X_X000	GPIO[122]	—	AB4
0x0136	PCR123	X0XX_0000_XX0X_X000	GPIO[123]	—	U3
0x0138	PCR124	X0XX_X000_XX0X_X000	GPIO[124]	—	V3
0x013A	PCR125	X0XX_X000_XX0X_X000	GPIO[125]	—	AB5
0x013C	PCR126	X0XX_0000_XX0X_X000	GPIO[126]	—	AC4
0x013E	PCR127	X0XX_0000_XX0X_X000	GPIO[127]	—	AC5
0x0140	PCR128	X0XX_0000_XX0X_X000	GPIO[128]	C17	A17
0x0142	PCR129	00XX_0000_XX0X_0000	GPIO[129]	E14	B18
0x0144	PCR130	00XX_X000_XX0X_0000	GPIO[130]	G17	D19
0x0146	PCR131	00XX_0000_XX0X_0000	GPIO[131]	D16	B17
0x0148	PCR132	00XX_X000_XX0X_0000	GPIO[132]	D17	A16

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x014A	PCR133	00XX_0000_XX0X_0000	GPIO[133]	E15	C17
0x014C	PCR134	00XX_X000_XX0X_0000	GPIO[134]	E16	A15
0x014E	PCR135	00XX_0000_XX0X_0000	GPIO[135]	E17	B16
0x0150	PCR136	00XX_0000_XX0X_0000	GPIO[136]	C16	C16
0x0152	PCR137	00XX_0000_XX0X_0000	GPIO[137]	F15	B15
0x0154	PCR138	00XX_0000_XX0X_0000	GPIO[138]	F16	A18
0x0156	PCR139	00XX_X000_XX0X_0000	GPIO[139]	F17	C18
0x0158	PCR140	00XX_X000_XX0X_0000	GPIO[140]	G14	B19
0x015A	PCR141	00XX_X000_XX0X_0000	GPIO[141]	G15	A19
0x015C	PCR142	00XX_X000_XX0X_0000	GPIO[142]	G16	D18
0x015E	PCR143	00XX_X000_XX0X_0000	GPIO[143]	H14	C19
0x0160	PCR144	00XX_0000_XX0X_0000	GPIO[144]	H15	A20
0x0162	PCR145	00XX_0000_XX0X_0000	GPIO[145]	J14	B20
0x0164	PCR146	00XX_0000_XX0X_0000	GPIO[146]	J15	A21
0x0166	PCR147	X0XX_0000_XX00_00XX	GPIO[147]	P16	R22
0x0168	PCR148	X0XX_0000_XX00_00XX	GPIO[148]	K17	F22
0x016A	PCR149	X0XX_0000_XX00_00XX	GPIO[149]	K16	E21
0x016C	PCR150	X0XX_0000_XX00_00XX	GPIO[150]	L16	E22
0x016E	PCR151	X0XX_0000_XX00_00XX	GPIO[151]	N15	F20
0x0170	PCR152	X0XX_0000_XX00_00XX	GPIO[152]	M14	C23
0x0172	PCR153	X0XX_0000_XX00_00XX	GPIO[153]	P15	M21
0x0174	PCR154	X0XX_0000_XX00_00XX	GPIO[154]	N14	D23
0x0176	PCR155	X0XX_0000_XX00_00XX	GPIO[155]	N16	D21
0x0178	PCR156	X0XX_0000_XX00_00XX	GPIO[156]	N17	E23
0x017A	PCR157	X0XX_0000_XX00_00XX	GPIO[157]	M17	M20
0x017C	PCR158	X0XX_0000_XX00_00XX	GPIO[158]	—	U23
0x017E	PCR159	X0XX_0000_XX00_00XX	GPIO[159]	—	T22
0x0180	PCR160	X0XX_0000_XX00_00XX	GPIO[160]	—	V23
0x0182	PCR161	X0XX_0000_XX00_00XX	GPIO[161]	—	R21
0x0184	PCR162	X0XX_0000_XX00_00XX	GPIO[162]	—	W23
0x0186	PCR163	X0XX_0000_XX00_00XX	GPIO[163]	P17	Y23
0x0188	PCR164	X0XX_0000_XX00_00XX	GPIO[164]	R16	U20

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x018A	PCR165	X0XX_0000_XX00_00XX	GPIO[165]	R17	W22
0x018C	PCR166	X0XX_0000_XX00_00XX	GPIO[166]	—	T20
0x018E	PCR167	X0XX_0000_XX00_00XX	GPIO[167]	—	T21
0x0190	PCR168	X0XX_0000_XX00_00XX	GPIO[168]	—	AA23
0x0192	PCR169	X0XX_0000_XX00_00XX	GPIO[169]	—	Y22
0x0194	PCR170	X0XX_0000_XX00_00XX	GPIO[170]	—	U21
0x0196	PCR171	X0XX_0000_XX00_00XX	GPIO[171]	—	V21
0x0198	PCR172	X0XX_0000_XX00_00XX	GPIO[172]	—	W21
0x019A	PCR173	X0XX_0000_XX00_00XX	GPIO[173]	—	Y21
0x019C	PCR174	X0XX_0000_XX00_00XX	GPIO[174]	—	J20
0x019E	PCR175	X0XX_0000_XX00_00XX	GPIO[175]	—	J21
0x01A0	PCR176	X0XX_0000_XX00_00XX	GPIO[176]	—	H20
0x01A2	PCR177	X0XX_0000_XX00_00XX	GPIO[177]	—	J22
0x01A4	PCR178	X0XX_0000_XX00_00XX	GPIO[178]	—	K21
0x01A6	PCR179	X0XX_0000_XX00_00XX	GPIO[179]	—	F23
0x01A8	PCR180	X0XX_0000_XX00_00XX	GPIO[180]	—	J23
0x01AA	PCR181	X0XX_0000_XX00_00XX	GPIO[181]	—	G23
0x01AC	PCR182	X0XX_0000_XX00_00XX	GPIO[182]	—	K22
0x01AE	PCR183	X0XX_0000_XX00_00XX	GPIO[183]	—	K23
0x01B0	PCR184	X0XX_0000_XX00_00XX	GPIO[184]	—	M23
0x01B2	PCR185	X0XX_0000_XX00_00XX	GPIO[185]	—	M22
0x01B4	PCR186	X0XX_0000_XX00_00XX	GPIO[186]	—	N23
0x01B6	PCR187	X0XX_0000_XX00_00XX	GPIO[187]	—	N22
0x01B8	PCR188	X0XX_0000_XX00_00XX	GPIO[188]	—	P20
0x01BA	PCR189	X0XX_0000_XX00_00XX	GPIO[189]	—	P21
0x01BC	PCR190	X0XX_0000_XX00_00XX	GPIO[190]	—	G21
0x01BE	PCR191	X0XX_0000_XX00_00XX	GPIO[191]	—	N20
0x01C0	PCR192	X0XX_0000_XX00_00XX	GPIO[192]	—	G22
0x01C2	PCR193	X0XX_0000_XX00_00XX	GPIO[193]	—	N21
0x01C4	PCR194	X0XX_0000_XX00_00XX	GPIO[194]	H17	F21
0x01C6	PCR195	X0XX_0000_XX00_00XX	GPIO[195]	J17	D22
0x01C8	PCR196	X0XX_0000_XX00_00XX	GPIO[196]	K14	G20

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x01CA	PCR197	X0XX_0000_XX00_00XX	GPIO[197]	K15	C22
0x01CC	PCR198	X0XX_0000_XX0X_X000	GPIO[198]	A13	A10
0x01CE	PCR199	X0XX_X000_XX0X_X000	GPIO[199]	D13	D15
0x01D0	PCR200	X0XX_0000_XX0X_X000	GPIO[200]	A14	A12
0x01D2	PCR201	X0XX_0000_XX0X_X000	GPIO[201]	C12	B11
0x01D4	PCR202	X0XX_0000_XX0X_X000	GPIO[202]	D11	C11
0x01D6	PCR203	X0XX_X000_XX0X_X000	GPIO[203]	D10	C10
0x01D8	PCR204	X0XX_0000_XX0X_X000	GPIO[204]	A15	A13
0x01DA	PCR205	X0XX_0000_XX0X_X000	GPIO[205]	B13	B13
0x01DC	PCR206	X0XX_0000_XX0X_X000	GPIO[206]	C13	C15
0x01DE	PCR207	X0XX_0000_XX0X_X000	GPIO[207]	B14	A11
0x01E0	PCR208	X0XX_0000_XX0X_X000	GPIO[208]	C11	C12
0x01E2	PCR209	X0XX_0000_XX0X_X000	GPIO[209]	A11	C13
0x01E4	PCR210	X0XX_0000_XX0X_X000	GPIO[210]	D12	A9
0x01E6	PCR211	X0XX_X000_XX0X_X000	GPIO[211]	A12	B12
0x01E8	PCR212	X0XX_0000_XX0X_X000	GPIO[212]	B12	C14
0x01EA	PCR213	X0XX_0000_XX0X_X000	GPIO[213]	A10	D14
0x01EC	PCR214	X0XX_X000_XX0X_X000	GPIO[214]	B10	B9
0x01EE	PCR215	X0XX_0000_XX0X_X000	GPIO[215]	B11	B10
0x01F0	PCR216	X0XX_0000_XX0X_X000	GPIO[216]	K3	J1
0x01F2	PCR217	X0XX_0000_XX0X_X000	GPIO[217]	M4	J3
0x01F4	PCR218	X0XX_0000_XX0X_X000	GPIO[218]	L4	J2
0x01F6	PCR219	X0XX_0000_XX0X_X000	GPIO[219]	B5	B5
0x01F8	PCR220	X0XX_0000_XX0X_X000	GPIO[220]	C2	C2
0x01FA	PCR221	XX0X_X0X0_XXXX_XXXX	GPIO[221]	R5	AA8
0x01FC	PCR222	XX0X_X0X0_XXXX_XXXX	GPIO[222]	U6	AB8
0x01FE	PCR223	XX0X_X0X0_XXXX_XXXX	GPIO[223]	T6	AB9
0x0200	PCR224	XX0X_X0X0_XXXX_XXXX	GPIO[224]	R6	AC9
0x0202	PCR225	XX0X_X0X0_XXXX_XXXX	GPIO[225]	U7	Y7
0x0204	PCR226	XX0X_X0X0_XXXX_XXXX	GPIO[226]	U8	AA7
0x0206	PCR227	XX0X_X0X0_XXXX_XXXX	GPIO[227]	T8	AB7
0x0208	PCR228	XX0X_X0X0_XXXX_XXXX	GPIO[228]	R8	Y8

Table 48-11. PCR_n Addresses (continued)

Address	Register	Reset value (binary) ¹	GPIO	Pin (257 pkg)	Pin (473 pkg)
0x020A	PCR229	XX0X_X0X0_XXXX_XXXX	GPIO[229]	T4	Y6
0x020C	PCR230	XX0X_X0X0_XXXX_XXXX	GPIO[230]	U4	AA6
0x020E	PCR231	XX0X_X0X0_XXXX_XXXX	GPIO[231]	U5	AB6
0x0210	PCR232	XX0X_X0X0_XXXX_XXXX	GPIO[232]	T5	AC6
0x0212	PCR233	00XX_0000_XX0X_0000	GPIO[233]	F14	E20

NOTES:

¹ For a bit value of x, the bit is not implemented for that PCR_n register and its reset value is 0. Do not attempt to write to this reserved bit.

48.5.2.9 Pad Selection for Multiplexed Inputs (PSMI0_3–PSMI60_63)

The Pad Selection for Multiplexed Inputs (PSMI0_3–PSMI60_63) registers define pads as inputs to peripheral functions. [Table 48-13](#) lists the addresses for the PSMI0_3–PSMI60_63 registers, and [Table 48-14](#) shows how the pad selection bits (PADSEL) are allocated to the pads.

Address: Base + 0x0500–0x053C. See [Table 48-13](#)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PADSEL0				0	0	0	0	PADSEL1			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PADSEL2				0	0	0	0	PADSEL3			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-10. Pad Selection for Multiplexed Inputs Register (PSMI0_3–PSMI60_63)

Table 48-12. PSMI0_3–PSMI60_63 field descriptions

Field	Description
PADSEL _n	Pad Selection Bits Each PADSEL field selects the pad currently used for a certain input function. See Table 48-14 .

Table 48-13. PSMI_n Addresses

Register	Address	Register	Address	Register	Address
PSMI0_3	0x0500	PSMI24_27	0x0518	PSMI48_51	0x0530
PSMI4_7	0x0504	PSMI_28_31	0x051C	PSMI52_55	0x0534

Table 48-13. PSMIn Addresses (continued)

Register	Address	Register	Address	Register	Address
PSMI8_11	0x0508	PSMI32_35	0x0520	PSMI56_59	0x0538
PSMI12_15	0x050C	PSMI36_39	0x0524	PSMI60_63	0x053C
PSMI16_19	0x0510	PSMI40_43	0x0528		
PSMI20_23	0x0514	PSMI44_47	0x052C		

Table 48-14. PADSEL Allocations

Register	PADSEL n	Module	Signal	GPIO ¹	Binary Value ²	Pin (257 pkg)	Pin (473 pkg)
PSMI0_3	PADSEL0	CTU0	EXT_IN	GPIO[45] GPIO[47] GPIO[116]	0000 0001 0010	P5 A8 —	Y9 A8 Y5
	PADSEL1	DSPI2	SCK	GPIO[11] GPIO[202]	0000 0001	L3 D11	U4 C11
	PADSEL2	DSPI2	SIN	GPIO[0] GPIO[13]	0000 0001	C6 U3	D7 AC3
	PADSEL3	DSPI2	CS0	GPIO[10] GPIO[198]	0000 0001	J3 A13	L3 A10
PSMI4_7	PADSEL4 ³	—	—	—	—	—	—
	PADSEL5 ³	—	—	—	—	—	—
	PADSEL6 ³	—	—	—	—	—	—
	PADSEL7	eTimer0	ETC[4]	GPIO[43] GPIO[30] GPIO[99]	0000 0001 0010	D7 R12 —	C6 AB15 P3
PSMI8_11	PADSEL8	eTimer0	ETC[5]	GPIO[44] GPIO[24] GPIO[100]	0000 0001 0010	D6 T10 —	D6 AC10 N4
	PADSEL9	eTimer1	ETC[0]	GPIO[4] GPIO[136]	0000 0001	T15 C16	AA20 C16
	PADSEL10	eTimer1	ETC[1]	GPIO[45] GPIO[137]	0000 0001	P5 F15	Y9 B15
	PADSEL11	eTimer1	ETC[2]	GPIO[46] GPIO[133]	0000 0001	P6 E15	Y10 C17

Table 48-14. PADSEL Allocations (continued)

Register	PADSEL n	Module	Signal	GPIO ¹	Binary Value ²	Pin (257 pkg)	Pin (473 pkg)
PSMI12_15	PADSEL12	eTimer1	ETC[3]	GPIO[92] GPIO[128]	0000 0001	P8 C17	Y11 A17
	PADSEL13	eTimer1	ETC[4]	GPIO[93] GPIO[135]	0000 0001	P12 E17	Y16 B16
	PADSEL14	eTimer1	ETC[5]	GPIO[78] GPIO[138]	0000 0001	P13 F16	Y15 A18
	PADSEL15	FlexPWM0	EXT_SYNC	GPIO[45] GPIO[47]	0000 0001	P5 A8	Y9 A8
PSMI16_19	PADSEL16	FlexPWM0	FAULT[0]	GPIO[9] GPIO[13]	0000 0001	B6 U3	B6 AC3
	PADSEL17	FlexPWM0	FAULT[1]	GPIO[42] GPIO[54]	0000 0001	J4 P3	L2 Y3
	PADSEL18 ³	—	—	—	—	—	—
	PADSEL19	FlexPWM0	FAULT[3]	GPIO[37] GPIO[56]	0000 0001	G3 M3	K1 V4
PSMI20_23	PADSEL20	FlexPWM0	A[0]	GPIO[58] GPIO[147]	0000 0001	— P16	N1 R22
	PADSEL21	FlexPWM0	A[1]	GPIO[80] GPIO[149]	0000 0001	— K16	R3 E21
	PADSEL22	FlexPWM0	A[2]	GPIO[99] GPIO[151]	0000 0001	— N15	P3 F20
	PADSEL23	FlexPWM0	A[3]	GPIO[102] GPIO[153]	0000 0001	— P15	P4 M21
PSMI24_27	PADSEL24	FlexPWM0	B[0]	GPIO[59] GPIO[148]	0000 0001	— K17	P1 F22
	PADSEL25	FlexPWM0	B[1]	GPIO[62] GPIO[150]	0000 00001	— L16	P2 E22
	PADSEL26	FlexPWM0	B[2]	GPIO[100] GPIO[152]	0000 0001	— M14	N4 C23
	PADSEL27	FlexPWM0	B[3]	GPIO[103] GPIO[154]	0000 0001	— N14	T1 D23
PSMI_28_31	PADSEL28	FlexPWM0	X[1]	GPIO[60] GPIO[195]	0000 0001	— J17	N3 D22
	PADSEL29	FlexPWM0	X[2]	GPIO[98] GPIO[196]	0000 0001	— K14	R1 G20
	PADSEL30	FlexPWM0	X[3]	GPIO[101] GPIO[197]	0000 0001	— K15	R2 C22
	PADSEL31	LINFlex0	RxD	GPIO[19] GPIO[23] GPIO[205]	0000 0001 0010	T14 P7 B13	W20 AB10 B13

Table 48-14. PADSEL Allocations (continued)

Register	PADSEL n	Module	Signal	GPIO ¹	Binary Value ²	Pin (257 pkg)	Pin (473 pkg)
PSMI32_35	PADSEL32	LINFlex1	RxD	GPIO[29] GPIO[95] GPIO[199]	0000 0001 0010	T12 — D13	AA15 AB21 D15
	PADSEL33	FlexCAN0	RxD RxD	GPIO[15] GPIO[17]	0000 0001	D3 C14	D3 C20
	PADSEL34	FlexCAN1	RxD RxD	GPIO[15] GPIO[17]	0000 0001	D3 C14	D3 C20
	PADSEL35	eTimer0	ETC[0]	GPIO[0] GPIO[58]	0000 0001	C6 —	D7 N1
PSMI36_39	PADSEL36	eTimer0	ETC[1]	GPIO[1] GPIO[59]	0000 0001	C7 —	C7 P1
	PADSEL37	eTimer0	ETC[2]	GPIO[2] GPIO[80]	0000 0001	C8 —	C8 R3
	PADSEL38	eTimer0	ETC[3]	GPIO[3] GPIO[62]	0000 0001	C9 —	C9 P2
	PADSEL39	eTimer2	ETC[0]	GPIO[116] GPIO[210]	0000 0001	— D12	Y5 A9
PSMI40_43	PADSEL40	eTimer2	ETC[1]	GPIO[119] GPIO[201]	0000 0001	— C12	AA5 B11
	PADSEL41	eTimer2	ETC[2]	GPIO[122] GPIO[209]	0000 0001	— A11	AB4 C13
	PADSEL42	eTimer2	ETC[3]	GPIO[125] GPIO[208]	0000 0001	— C11	AB5 C12
	PADSEL43	FlexCAN2	RxD	GPIO[9] GPIO[118] GPIO[121] GPIO[218] GPIO[220]	0000 0001 0010 0011 0100	B6 — — L4 C2	B6 U1 U2 J2 C2
PSMI44_47	PADSEL44	FlexCAN3	RxD	GPIO[11] GPIO[118] GPIO[121] GPIO[218] GPIO[220]	0000 0001 0010 0011 0100	L3 — — L4 C2	U4 U1 U2 J2 C2
	PADSEL45	I2C1	SCL	GPIO[94] GPIO[211]	0000 0001	— A12	AA22 B12
	PADSEL46	I2C1	SDA	GPIO[95] GPIO[214]	0000 0001	— B10	AB21 B9
	PADSEL47	I2C2	SCL	GPIO[53] GPIO[145]	0000 0001	N3 J14	W3 B20

Table 48-14. PADSEL Allocations (continued)

Register	PADSEL n	Module	Signal	GPIO ¹	Binary Value ²	Pin (257 pkg)	Pin (473 pkg)
PSMI48_51	PADSEL48	I2C2	SDA	GPIO[54] GPIO[146]	0000 0001	P3 J15	Y3 A21
	PADSEL49	LINFlex2	RxD	GPIO[56] GPIO[60] GPIO[130]	0000 0001 0010	M3 — G17	V4 N3 D19
	PADSEL50	LINFlex3	RxD	GPIO[9] GPIO[101] GPIO[143]	0000 0001 0010	B6 — H14	B6 R2 C19
	PADSEL51	eTimer2	ETC[4]	GPIO[126] GPIO[207]	0000 0001	— B14	AC4 A11
PSMI52_55	PADSEL52	eTimer2	ETC[5]	GPIO[22] GPIO[127] GPIO[212] GPIO[233]	0000 0001 0010 0011	B3 — B12 F14	B3 AC5 C14 E20
	PADSEL53	FlexPWM1	A[0]	GPIO[117] GPIO[155]	0000 0001	— N16	T2 D21
	PADSEL54	FlexPWM1	A[1]	GPIO[120] GPIO[157]	0000 0001	— M17	T3 M20
	PADSEL55	FlexPWM1	A[2]	GPIO[123] GPIO[164]	0000 0001	— R16	U3 U20
PSMI56_59	PADSEL56	FlexPWM1	B[0]	GPIO[118] GPIO[156]	0000 0001	— N17	U1 E23
	PADSEL57	FlexPWM1	B[1]	GPIO[121] GPIO[163]	0000 0001	— P17	U2 Y23
	PADSEL58	FlexPWM1	B[2]	GPIO[124] GPIO[165]	0000 0001	— R17	V3 W22
	PADSEL59	CTU1	EXT_IN	GPIO[45] GPIO[48] GPIO[92] GPIO[116] GPIO[146]	0000 0001 0010 0011 0100	P5 B8 P8 J15	Y9 B8 Y11 Y5 A21
PSMI60_63	PADSEL60 ⁴	FlexPWM0	X[0]	GPIO[57] GPIO[194]	0000 0001	— H17	M1 F21

NOTES:

- ¹ GPIO number corresponds to register PCR n value, i.e., GPIO 45 corresponds to PCR45.
- ² Values not listed are reserved.
- ³ Bitfield is reserved.
- ⁴ PADSEL[61:63] are not implemented.




Figure 48-11. PADSEL muxing

48.5.2.10 GPIO Pad Data Output Registers (GPDO0_3–GPDO232_233)

The GPIO Pad Data Output Registers (GPDO0_3–GPDO232_233) can be used to set or clear a single GPIO pad with a byte access.

Address: Base + 0x0600–0x6E8. See [Table 48-16](#).

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	PDO [0]	0	0	0	0	0	0	0	PDO [1]
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	PDO [2]	0	0	0	0	0	0	0	PDO [3]
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-12. Port GPIO Pad Data Output Registers (GPDO0_3—GPDO232_233)

Table 48-15. GPDO0_3—GPDO232_233 field descriptions

Field	Description
PDO[x]	Pad Data Out. This bit stores the data to be driven out on the external GPIO pad controlled by this register. 0 Logic low value is driven on the corresponding GPIO pad when the pad is configured as an output. 1 Logic high value is driven on the corresponding GPIO pad when the pad is configured as an output.

Table 48-16. GPDO_n Addressees

Register ¹	Address	Register	Address	Register	Address
GPDO0_3	0x0600	GPDO80_83	0x0650	GPDO160_163	0x06A0
GPDO4_7	0x0604	GPDO84_87	0x0654	GPDO164_167	0x06A4
GPDO8_11	0x0608	GPDO88_91	0x0658	GPDO168_171	0x06A8
GPDO12_15	0x060C	GPDO92_95	0x065C	GPDO172_175	0x06AC
GPDO16_19	0x0610	GPDO96_99	0x0660	GPDO176_179	0x06B0
GPDO20_23	0x0614	GPDO100_103	0x0664	GPDO180_183	0x06B4
GPDO24_27	0x0618	reserved	0x0668	GPDO184_187	0x06B8
GPDO_28_31	0x061C	GPDO108_111	0x066C	GPDO188_191	0x06BC
GPDO32_35	0x0620	GPDO112_115	0x0670	GPDO192_195	0x06C0
GPDO36_39	0x0624	GPDO116_119	0x0674	GPDO196_199	0x06C4
GPDO40_43	0x0628	GPDO120_123	0x0678	GPDO200_203	0x06C8
GPDO44_47	0x062C	GPDO124_127	0x067C	GPDO204_207	0x06CC
GPDO48_51	0x0630	GPDO128_131	0x0680	GPDO208_211	0x06D0
GPDO52_55	0x0634	GPDO132_135	0x0684	GPDO212_215	0x06D4

Table 48-16. GPDO n Addressees (continued)

Register ¹	Address	Register	Address	Register	Address
GPDO56_59	0x0638	GPDO136_139	0x0688	GPDO216_219	0x06D8
GPDO60_63	0x063C	GPDO140_143	0x068C	GPDO220_223	0x06DC
GPDO64_67	0x0640	GPDO144_147	0x0690	GPDO224_227	0x06E0
GPDO68_71	0x0644	GPDO148_151	0x0694	GPDO228_231	0x06E4
GPDO72_75	0x0648	GPDO152_155	0x0698	GPDO232_233	0x06E8
GPDO76_79	0x064C	GPDO156_159	0x069C		

NOTES:

¹ GPIO [35], GPIO [40], GPIO [41], GPIO [61], GPIO [63], GPIO [65], GPIO [67], GPIO [72], GPIO [77], GPIO [79], GPIO [81], GPIO [82], GPIO [83], GPIO [96], GPIO [97], GPIO [104], GPIO [105], GPIO [106], and GPIO [107] are not implemented on the PXS30. The associated PDO[n] address is reserved.

48.5.2.11 GPIO Pad Data Input Registers (GPDIn)

The GPIO Pad Data Input Registers (GPDIO_3–GPD1232_233) can be used to read the GPIO pad data with a byte access.

Address: Base + 0x0800–0x08E8. See [Table 48-18](#).

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	PDI [0]	0	0	0	0	0	0	0	PDI [1]
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	PDI [2]	0	0	0	0	0	0	0	PDI [3]
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-13. Port GPIO Pad Data Input register (GPDIn)

Table 48-17. GPDIn field descriptions

Field	Description
PDI[x]	Pad Data In This bit stores the value of the external GPIO pad associated with this register. 0 The value of the data in signal for the corresponding GPIO pad is logic low. 1 The value of the data in signal for the corresponding GPIO pad is logic high.

Table 48-18. GPDIn Addressees

Register ¹	Address	Register	Address	Register	Address
GPDIO_3	0x0800	GPD180_83	0x0850	GPD160_163	0x08A0
GPD14_7	0x0804	GPD184_87	0x0854	GPD164_167	0x08A4

Table 48-18. GPDI n Addressees (continued)

Register ¹	Address	Register	Address	Register	Address
GPDI8_11	0x0808	GPDI88_91	0x0858	GPDI168_171	0x08A8
GPDI12_15	0x080C	GPDI92_95	0x085C	GPDI172_175	0x08AC
GPDI16_19	0x0810	GPDI96_99	0x0860	GPDI176_179	0x08B0
GPDI20_23	0x0814	GPDI100_103	0x0864	GPDI180_183	0x08B4
GPDI24_27	0x0818	reserved	0x0868	GPDI184_187	0x08B8
GPDI_28_31	0x081C	GPDI108_111	0x086C	GPDI188_191	0x08BC
GPDI32_35	0x0820	GPDI112_115	0x0870	GPDI192_195	0x08C0
GPDI36_39	0x0824	GPDI116_119	0x0874	GPDI196_199	0x08C4
GPDI40_43	0x0828	GPDI120_123	0x0878	GPDI200_203	0x08C8
GPDI44_47	0x082C	GPDI124_127	0x087C	GPDI204_207	0x08CC
GPDI48_51	0x0830	GPDI128_131	0x0880	GPDI208_211	0x08D0
GPDI52_55	0x0834	GPDI132_135	0x0884	GPDI212_215	0x08D4
GPDI56_59	0x0838	GPDI136_139	0x0888	GPDI216_219	0x08D8
GPDI60_63	0x083C	GPDI140_143	0x088C	GPDI220_223	0x08DC
GPDI64_67	0x0840	GPDI144_147	0x0890	GPDI224_227	0x08E0
GPDI68_71	0x0844	GPDI148_151	0x0894	GPDI228_231	0x08E4
GPDI72_75	0x0848	GPDI152_155	0x0898	GPDI232_233	0x08E8
GPDI76_79	0x084C	GPDI156_159	0x089C		

NOTES:

¹ GPIO [35], GPIO [40], GPIO [41], GPIO [61], GPIO [63], GPIO [65], GPIO [67], GPIO [72], GPIO [77], GPIO [79], GPIO [81], GPIO [82], GPIO [83], GPIO [96], GPIO [97], GPIO [104], GPIO [105], GPIO [106], and GPIO [107] are not implemented on the PXS30. The associated PDI[n] address is reserved.

48.5.2.12 Parallel GPIO Pad Data Out Register (PGPDO0–PGPDO7)

The Parallel GPIO Pad Data Out (PGPDO0–PGPDO7) registers are used to set or clear the respective pads of the device.

Address: Base + 0x0C00–0x0C1C. See [Table 48-20](#).

Access: User read/write




Figure 48-14. Parallel GPIO Pad Data Out Register (PGPDO_n)

Table 48-19. PGPDO_n field descriptions

Field	Description
PPDO[x]	Parallel Pad Data Out Write or read the data register that stores the value to be driven on the pad in output mode. Accesses to this register location are coherent with accesses to the bit-wise GPIO Pad Data Output Registers (GPDO0_3–GPDO232_233). The x and bit index define which PPDO register bit is equivalent to which PDO register bit according to the following equation: $PPDO[x][y] = PDO[(x \times 16) + y]$

Table 48-20. PGPDO_n Addressees

Register	Address	Register	Address
PGPDO0	0x0C00	PGPDO4	0x0C10
PGPDO1	0x0C04	PGPDO5	0x0C14
PGPDO2	0x0C08	PGPDO6	0x0C18
PGPDO3	0x0C0C	PGPDO7	0x0C1C

NOTE

The PGPDO registers access the same physical resource as the PDO and MPGPDO address locations. Some examples of the mapping:

$$PPDO[0][0] = PDO[0]$$

$$PPDO[2][0] = PDO[32]$$

48.5.2.13 Parallel GPIO Pad Data In Register (PGPDI0–PGPDI7)

The Parallel GPIO Pad Data In (PGPDI0–PGPDI7) registers hold the synchronized input value from the pads.

Address: Base + 0x0C40–0x0C5C. See [Table 48-22](#).

Access: User read-only




Figure 48-15. Parallel GPIO Pad Data In Register (PGPDI0–PGPD17)

Table 48-21. PGPDI0_7 field descriptions

Field	Description
PPDI[x]	<p>Parallel Pad Data In</p> <p>Read the current pad value.</p> <p>Accesses to this register location are coherent with accesses to the bit-wise GPIO Pad Data Input Registers (GPDIn).</p> <p>The x and bit index define which PPD1 register bit is equivalent to which PDI register bit according to the following equation:</p> $PPDI[x][y] = PDI[(x * 16) + y]$

Table 48-22. PGPDI_n Addressees

Register	Address	Register	Address
PGPDI0	0x0C40	PGPDI4	0x0C50
PGPDI1	0x0C44	PGPDI5	0x0C54
PGPDI2	0x0C48	PGPDI6	0x0C58
PGPDI3	0x0C4C	PGPDI7	0x0C5C

48.5.2.14 Masked Parallel GPIO Pad Data Out Register (MPGPDO0–MPGPDO15)

The Masked Parallel GPIO Pad Data Out (MPGPDO0–MPGPDO15) registers can be used to selectively modify the pad values associated to PPDO[x][15:0]. The MPGPDO[x] register may only be accessed with 32-bit writes. 8-bit or 16-bit writes do not modify any bits in the register, and cause a transfer error response by the module. Read accesses return 0.

Address: Base + 0x0C80–0x0CBC. See [Table 48-24](#).

Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	MASK[x][15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	MPPDO[x][15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-16. Masked Parallel GPIO Pad Data Out Register (MPGPDO_n)

Table 48-23. MPGPDO_n field descriptions

Field	Description
MASK[x] [15:0]	Mask Field Each bit corresponds to one data bit in the MPPDO[x] register at the same bit location. 0 The associated bit value in the MPPDO[x] field is ignored. 1 The associated bit value in the MPPDO[x] field is written.
MPPDO[x] [15:0]	Masked Parallel Pad Data Out Write the data register that stores the value to be driven on the pad in output mode. Accesses to this register location are coherent with accesses to the bit-wise GPIO Pad Data Output Registers (GPDO0_3–GPDO232_233). The x and bit index define which MPPDO register bit is equivalent to which PDO register bit according to the following equation: $MPPDO[x][y] = PDO[(x \times 16) + y]$

Table 48-24. MPGPDO_n Addressees

Register	Address	Register	Address
MPGPDO0	0x0C80	MPGPDO8	0x0CA0
MPGPDO1	0x0C84	MPGPDO9	0x0CA4
MPGPDO2	0x0C88	MPGPDO10	0x0CA8
MPGPDO3	0x0C8C	MPGPDO11	0x0CAC
MPGPDO4	0x0C90	MPGPDO12	0x0CB0
MPGPDO5	0x0C94	MPGPDO13	0x0CB4
MPGPDO6	0x0C98	MPGPDO14	0x0CB8
MPGPDO7	0x0C9C	MPGPDO15 ¹	0x0CBC

NOTES:

¹ MPGPDO[15] has no corresponding GPDOs, because GPDOs are implemented only to GPDO233. MPGPDO[15] corresponds to GPDO240-255.

48.5.2.15 Interrupt Filter Maximum Counter Register (IFMC0–IFMC31)

The Interrupt Filter Maximum Counter Registers (IFMC0–IFMC31) are used to configure the filter counter associated with each digital glitch filter.

Address: Base + 0x1000–0x107C. See [Table 48-26](#).

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	MAXCNTx[3:0]			
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-17. Interrupt Filter Maximum Counter Register (IFMCn)

Table 48-25. IFMCn field descriptions

Field	Description
MAXCNTx[3:0]	Maximum Interrupt Filter Counter setting. $\text{Filter Period} = T(\text{CK}) \times \text{MAXCNTx} + n \times T(\text{CK})$ Where (n can be -1 to 3) MAXCNTx can be 0 to 15 T(CK): Prescaled Filter Clock Period, which is IRC clock prescaled to IFCP value T(IRC): Basic Filter Clock Period: 62.5 ns (F = 16 MHz)

Table 48-26. IFMCn Addressees

Register	Address	Register	Address	Register	Address	Register	Address
IFMC0	0x1000	IFMC8	0x1020	IFMC16	0x1040	IFMC24	0x1060
IFMC1	0x1004	IFMC9	0x1024	IFMC17	0x1044	IFMC25	0x1064
IFMC2	0x1008	IFMC10	0x1028	IFMC18	0x1048	IFMC26	0x1068
IFMC3	0x100C	IFMC11	0x102C	IFMC19	0x104C	IFMC27	0x106C
IFMC4	0x1010	IFMC12	0x1030	IFMC20	0x1050	IFMC28	0x1070
IFMC5	0x1014	IFMC13	0x1034	IFMC21	0x1054	IFMC29	0x1074
IFMC6	0x1018	IFMC14	0x1038	IFMC22	0x1058	IFMC30	0x1078
IFMC7	0x101C	IFMC15	0x103C	IFMC23	0x105C	IFMC31	0x107C

48.5.2.16 Interrupt Filter Clock Prescaler Register (IFCPR)

The Interrupt Filter Clock Prescaler Register (IFCPR) configures a clock prescaler that selects the clock for all digital filter counters in the SIUL.

Address: Base + 0x1080 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	IFCP[3:0]			
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Figure 48-18. Interrupt Filter Clock Prescaler Register (IFCPR)

Table 48-27. IFCPR field descriptions

Field	Description
IFPC[3:0]	Interrupt Filter Clock Prescaler setting. Prescaled Filter Clock Period = $T(IRC) \times (IFCP + 1)$ T(IRC) is the internal oscillator period. IFCP can be 0 to 15.

48.6 Functional Description

48.6.1 General

This section provides a functional description of the SIUL.

48.6.2 Pad control

The SIUL controls the configuration and electrical characteristic of the device pads. It provides a consistent interface for all pads, both on a by-port and a by-bit basis. The SIUL allows configuring each pad as either a General Purpose Input Output pad (GPIO) or as one or more alternate functions (input or output). The pad configuration registers (PCR_n, see [Section 48.5.2.8, Pad Configuration Registers \(PCR_n\)](#)) allow software control of the static electrical characteristics of external pins with a single write. These PCRs are used to configure the following pad features:

- Open drain output enable
- Input hysteresis enable

- Slew rate control
- Pull control
- Pad assignment
- Control of analog path switches
- Safe mode configuration

48.6.3 Functional I/O Multiplexing

The SIUL supports the selection of as many as four different output functions per functional pad. As many as 16 different input functions can be driven per pad.




Figure 48-19. Functional I/O Multiplexing Diagram

48.6.4 General purpose input and output pads (GPIO)

The SIUL allows each pad to be configured as either a General Purpose Input Output pad (GPIO), and as one or more alternate functions (input or output), the function of which is normally determined by the peripheral that uses the pad.

The SIUL manages 108 GPIO pads organized as ports that can be accessed for data reads and writes as 32-bit, 16-bit or 8-bit.

As shown in [Figure 48-20](#), all port accesses are identical with each read or write being performed only at a different location to access a different port width.




Figure 48-20. Data port width configurations for different port width accesses

This implementation requires that the registers are arranged in such a way as to support this range of port widths without having to split reads or writes into multiple accesses.

The SIUL has separate data input (GPDIn_n, see [Section 48.5.2.11, GPIO Pad Data Input Registers \(GPDIn\)](#)) and data output (GPDOn_n, see [Section 48.5.2.10, GPIO Pad Data Output Registers \(GPDO0_3–GPDO232_233\)](#)) registers for all pads, allowing the possibility of reading back an input or output value of a pad directly. This allows validating the pad configuration rather than confirming the value that was written to the data register by accessing the data input registers.

The data output registers support both read and write operations. The data input registers support read access only.

When the pad is configured to use one of its alternate functions, the data input value reflect the respective value of the pad. If a write operation is performed to the data output register for a pad configured as an alternate function (non GPIO), this write is not reflected by the pad value until reconfigured to GPIO.

The allocation of what input function is connected to the pin is defined by the PSMI registers (PCR_n, see [Section 48.5.2.8, Pad Configuration Registers \(PCRn\)](#)).

48.6.5 External interrupts

The SIUL supports 32 external interrupts, EIRQ0–EIRQ31.

The SIUL supports four interrupt vectors to the interrupt controller. Each vector interrupt has eight external interrupts combined together with the presence of flag generating an interrupt for that vector if enabled. All of the external interrupt pads within a single group have equal priority.

Refer to [Figure 48-21](#) for an overview of the External Interrupt implementation:




Figure 48-21. External Interrupt pad diagram

48.6.5.1 External interrupt management

Each interrupt can be enabled or disabled independently. This can be performed using the Interrupt Request Enable Register (IRER - [Section 48.5.2.4, Interrupt Request Enable Register \(IRER\)](#)). A pad defined as an external interrupt can be configured to recognize interrupts with an active rising edge, an active falling edge or both edges being active. A setting of having both edge events disabled is reserved and should not be configured.

The active EIRQ edge is controlled through the configuration of the registers IREER and IFEER.

Each external interrupt supports an individual flag that is held in the Flag register (see [Section 48.5.2.3, Interrupt Status Flag Register \(ISR\)](#)). This register is a write-1-to-clear register type, preventing inadvertent overwriting of other flags in the same register.

48.7 Pin muxing

For pin muxing, see [Chapter 3, Signal Description](#).

Chapter 49

System Status and Configuration Module (SSCM)

49.1 Introduction

49.1.1 Overview

The System Status and Configuration Module (SSCM), pictured in [Figure 49-1](#), provides central SoC functionality. The primary purpose of the SSCM is to provide information about the current state and configuration of the system that may be useful for configuring application software and for debugging the system.




Figure 49-1. System Status and Configuration Module Block Diagram

49.1.2 Features

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash memory for bootable sector

— DMA status

- Device identification information (MCU ID registers)
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

49.1.3 Modes of operation

The SSCM operates identically in all system modes.

49.2 External signal description

The SSCM has no external pins.

49.3 Memory map and register description

This section provides a detailed description of all memory-mapped registers in the SSCM.

Table 49-1 shows the memory map for the SSCM.

Table 49-1. SSCM memory map

Offset from SSCM_BASE (0xC3FD_8000)	Register	Access ¹	Reset Value ²	Location
0x0000	System Status Register (SSCM_STATUS)	R/W	0x U0U0 ³	on page 49-3
0x0002	System Memory and ID Register (SSCM_MEMCONFIG)	R	0xB021	on page 49-4
0x0004–0x0005	Reserved			
0x0006	Error Configuration Register (SSCM_ERROR)	R/W	0x0000	on page 49-5
0x0008	Debug Status Port Register (SSCM_DEBUGPORT)	R/W	0x0000	on page 49-6
0x000A–0x000B	Reserved			
0x000C	Password Comparison High Word Register (SSCM_PWCMPH)	W	0x0000_0000	on page 49-7
0x0010	Password Comparison Low Word Register (SSCM_PWC MPL)	W	0x0000_0000	on page 49-7
0x0014–0x0017	Reserved			
0x0018	DPM Boot Register (SSCM_DPMBOOT)	R/W	0x0000_0000	on page 49-9
0x001C	DPM Boot Key Register (SSCM_DPMKEY)	W	0x0000_0000	on page 49-9
0x0020	User Option Status Register (SSCM_UOPS)	R	0xUUUU_0000	on page 49-10
0x0024–0x0027	Reserved			
0x0028	Processor Start Address Register (SSCM_PSAR)	R	0x0000_0000	on page 49-12

Table 49-1. SSCM memory map (continued)

Offset from SSCM_BASE (0xC3FD_8000)	Register	Access ¹	Reset Value ²	Location
0x002C	Code Length Register (SSCM_CLR)	R	0x0000_0000	on page 49-13
0x0030–0x3FFF	Reserved			

NOTES:

- ¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ One or more bits (indicated by “U”) are of indeterminate value at Reset. See register for more information.

All registers are accessible via 8-bit, 16-bit, or 32-bit accesses unless otherwise noted. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries. As an example, the SSCM_STATUS register is accessible by a 16-bit read/write to address 'Base + 0x0002', but performing a 16-bit access to 'Base + 0x0003' is illegal.

49.3.1 Register descriptions

The following registers are available in the SSCM. Those bits that are shaded out are reserved for future use. To optimize future compatibility, these bits should be masked out during any read/write operations to avoid conflict with future revisions.

49.3.1.1 System Status Register (SSCM_STATUS)

The System Status (SSCM_STATUS) register reflects the current state of the system.

Address: Base + 0x0000											Access: User read/write					
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LSM	CER	0	NX EN1	NX EN	PUB	SEC	0	BMODE			VLE	0	0	0	0
W		w1c														
Reset	0/1 ¹	0	0	0	0	0	0	0	0/1	0/1	0/1	1	0	0	0	0

Figure 49-2. System Status Register (SSCM_STATUS)

NOTES:

- ¹ Reset value depends on the associated option bit.

Table 49-2. SSCM_STATUS Allowed Register Accesses

	8-bit	16-bit	32-bit
READ	Allowed	Allowed	Allowed
WRITE	Allowed	Allowed	Allowed

Table 49-3. SSCM_STATUS field descriptions

Field	Description
LSM	Lock Step Mode. This field indicates how the two processor cores of the device are used. Lock Step Mode (LSM) is used to increase safety. Dual Processor Mode (DPM) is used to increase performance. 0 Device is in Dual Processor Mode (DPM). 1 Device is in Lock Step Mode (LSM). Note: This field is used only to see what mode (LSM or DPM) the chip is in. To configure the chip to run in one of these modes, see Section 5.6, Selecting LSM or DPM .
CER	Configuration Error. This field indicates that the SSCM has detected a configuration error during startup. 0 No configuration problem detected by the SSCM. 1 Device configuration is not correct.
NXEN1	Processor 1 Nexus enabled.
NXEN	Processor 0 Nexus enabled.
PUB	Public Serial Access Status. This bit indicates whether serial boot mode with public password is allowed. 0 Serial boot mode with private flash memory password is allowed, provided the key hasn't been swallowed. 1 Serial boot mode with public password is allowed.
SEC	Security Status. This bit reflects the current security state of the flash memory. 0 The flash memory is not secured. 1 The flash memory is secured.
VLE	Variable Length Instruction Mode. When booting from flash memory, this field indicates that the code stored there is using the VLE instruction set. The value of this field is determined by the RCHW field of the flash memory boot sector. 0 Main flash memory contains standard PPC code. 1 Main flash memory contains VLE code.
BMODE	Device Boot Mode. 000 Reserved for FlexRay Boot Serial Boot Loader. 001 FlexCAN Serial Boot Loader. 010 LINFlexD Serial Boot Loader. 011 Single Chip. 100 Expanded Chip. All other values are reserved. This field is updated only during reset.

49.3.1.2 System Memory and ID (SSCM_MEMCONFIG) Register

The System Memory Configuration (SSCM_MEMCONFIG) register is a read-only register that reflects the memory configuration of the system. It also contains the JTAG ID.

Address: Base + 0x0002

Access: User read-only




Figure 49-3. System Memory and ID (SSCM_MEMCONFIG) Register

NOTES:

¹ Dependent on device version.

Table 49-4. SSCM_MEMCONFIG field descriptions

Field	Description
JPIN	Part Identification Number for PXS30. Bits [21:12] contain the part number of the device. Cut1 0x2C0 (0b1011000000) Cut2 0x2C1 (0b1011000001)
IVLD	Instruction flash memory valid. This bit identifies whether or not the on-chip Code flash memory is accessible in the system memory map. The flash memory may not be accessible due to security limitations, or because there is no flash memory in the system. 0 Instruction flash memory is not accessible. 1 Instruction flash memory is accessible.
MREV	Minor Mask Revision.
DVLD	Data flash memory valid. This bit identifies whether or not the on-chip Data flash memory is visible in the system memory map. The flash memory may not be accessible due to security limitations, or because there is no flash memory in the system. 0 Data flash memory is not visible. 1 Data flash memory is visible.

Table 49-5. SSCM_MEMCONFIG Allowed Register Accesses

	8-bit	16-bit	32-bit
READ	Allowed	Allowed	Allowed (also reads SSCM_STATUS register)
WRITE	Not Allowed	Not Allowed	Not Allowed

49.3.1.3 Error Configuration (SSCM_ERROR) Register

The Error Configuration (SSCM_ERROR) register is a read-write register that controls the error handling of the system.

Address: Base + 0x0006

Access: User read/write




Figure 49-4. Error Configuration (SSCM_ERROR) Register

Table 49-6. SSCM_ERROR field descriptions

Field	Description
PAE	Peripheral Bus Abort Enable. This bit enables bus aborts on any access to a peripheral slot that is not used on the device. This feature is intended to aid in debugging when developing application code. 0 Illegal accesses to non-existing peripherals do not produce a Prefetch or Data Abort exception. 1 Illegal accesses to non-existing peripherals produce a Prefetch or Data Abort exception.
RAE	Register Bus Abort Enable. This bit enables bus aborts on illegal accesses to off-platform peripherals. Illegal accesses are defined as reads or writes to reserved addresses within the address space for a particular peripheral. This feature is intended to aid in debugging when developing application code. 0 Illegal accesses to peripherals do not produce a Prefetch or Data Abort exception. 1 Illegal accesses to peripherals produce a Prefetch or Data Abort exception. Note: Transfers to Peripheral Bus resources may be aborted even before they reach the Peripheral Bus (i.e., at the PBRIDGE level). In this case, the PER_ABORT and REG_ABORT register bits have no effect on the abort.

Table 49-7. SSCM_ERROR Allowed Register Accesses

	8-bit	16-bit	32-bit
READ	Allowed	Allowed	Allowed
WRITE	Allowed	Allowed	Not Allowed

49.3.1.4 Debug Status Port (SSCM_DEBUGPORT) Register

The Debug Status Port (SSCM_DEBUGPORT) register is used to (optionally) provide debug data on a set of pins.

Address: Base + 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	DEBUG_MODE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-5. Debug Status Port (SSCM_DEBUGPORT) Register

Table 49-8. SSCM_DEBUGPORT field descriptions

Field	Description
DEBUG_MODE	<p>Debug Status Port Mode. This field selects the alternate debug functionality for the Debug Status Port.</p> <p>000 No alternate functionality selected. 001 Mode 1 selected. 010 Mode 2 selected. 011 Mode 3 selected. 100 Mode 4 selected. 101 Mode 5 selected. 110 Mode 6 selected. 111 Mode 7 selected.</p> <p>Table 49-9 describes the functionality of the Debug Status Port in each mode.</p>

Table 49-9. Debug Status Port Modes

Pin ¹	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
0	STATUS[0]	STATUS[8]	MEMCONFIG[0]	MEMCONFIG[8]	Reserved	Reserved	Reserved
1	STATUS[1]	STATUS[9]	MEMCONFIG[1]	MEMCONFIG[9]	Reserved	Reserved	Reserved
2	STATUS[2]	STATUS[10]	MEMCONFIG[2]	MEMCONFIG[10]	Reserved	Reserved	Reserved
3	STATUS[3]	STATUS[11]	MEMCONFIG[3]	MEMCONFIG[11]	Reserved	Reserved	Reserved
4	STATUS[4]	STATUS[12]	MEMCONFIG[4]	MEMCONFIG[12]	Reserved	Reserved	Reserved
5	STATUS[5]	STATUS[13]	MEMCONFIG[5]	MEMCONFIG[13]	Reserved	Reserved	Reserved
6	STATUS[6]	STATUS[14]	MEMCONFIG[6]	MEMCONFIG[14]	Reserved	Reserved	Reserved
7	STATUS[7]	STATUS[15]	MEMCONFIG[7]	MEMCONFIG[15]	Reserved	Reserved	Reserved

NOTES:

¹ All signals are active high, unless otherwise noted.

Table 49-10. SSCM_DEBUGPORT Allowed Register Accesses

	8-bit	16-bit	32-bit
READ	Allowed	Allowed	Not Allowed
WRITE	Allowed	Allowed	Not Allowed

49.3.1.5 Password Comparison Registers (SSCM_PWCMPH and SSCM_PWC MPL)

The Password Comparison Registers (SSCM_PWCMPH and SSCM_PWC MPL) allow unsecuring the device if the correct password is known. They are intended for device-internal operation only.

Address: Base + 0x000C

Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	PWD_HI															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	PWD_HI															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-6. Password Comparison Register High Word (SSCM_PWCMPH)

Address: Base + 0x0010

Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	PWD_LO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	PWD_LO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-7. Password Comparison Register Low Word (SSCM_PWCMPH)

Table 49-11. SSCM_PWCMPH/L field descriptions

Field	Description
PWD_HI	Upper 32 bits of the password
PWD_LO	Lower 32 bits of the password

Table 49-12. SSCM_PWCMPH/L Allowed Register Accesses

	8-bit	16-bit	32-bit ¹
READ	Allowed	Allowed	Allowed
WRITE	Not Allowed	Not Allowed	Allowed

NOTES:

¹ All 32-bit accesses must be aligned to 32-bit addresses (e.g., 0x0, 0x4, 0x8, or 0xC).

In order to unsecure the device, the password needs to be written first to the upper word to the SSCM_PWCMPH register, then to the lower word to the SSCM_PWCMPH register. The SSCM then inserts a delay, compares the password, and if the password is correct, unlocks the device.

49.3.1.6 DPM Boot Register (SSCM_DPMBOOT)

Address: Base + 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	P2BOOT															
W	P2BOOT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	P2BOOT														D	0
W	P2BOOT														VLE	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-8. DPM Boot (SSCM_DPMBOOT) Register

Table 49-13. SSCM_DPMBOOT field descriptions

Field	Description
P2BOOT	Determines the location from which the 2nd processor boots once the main processor releases it from reset. This field is only used if the device is operating in DPM mode.
DVLE	Determines whether the second processor executes in VLE mode. 0 BookE mode. 1 VLE mode. Note: This field is only used if the device is operating in DPM mode.

49.3.1.7 DPM Boot Key Register (SSCM_DPMKEY)

Address: Base + 0x001C Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	KEY															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-9. DPM Boot Key Register (SSCM_DPMKEY) Register

Table 49-14. SSCM_DPMKEY field descriptions

Field	Description
KEY	Control key. This field activates the second core in Decoupled Parallel Mode (DPM). The sequence following sequence is required: <ul style="list-style-type: none"> • Write to the SSCM_DPMBOOT register. • Write the value 0101101011110000 (0x5AF0) to the key field. • Write the value 1010010100001111 (0xA50F) to the key field. After this, the second core starts executing from the address specified in the SSCM_DPMBOOT register.

49.3.1.8 User Option Status (SSCM_UOPS) Register

The User Option Status (SSCM_UOPS) Register mirrors bits written in the shadow flash block. For more information, see [Section 8.2.4.5, Nonvolatile User Options Register \(NVUSRO\)](#).

Address: Base + 0x0020

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WATCHDOG _ENABLE	OSCILLATOR _MARGIN	0	0	0	0	0	CLOCK_ RATIO[1:0]		LSM _DPMB	SELFTTEST _CFG[1:0]		0	0	0	0
W																
Reset ¹	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	FCCU_ CFG_11	FCCU_ CFG_10	FCCU_ CFG_9	FCCU_ CFG_8	FCCU_ CFG_7	FCCU_ CFG_6	FCCU_ CFG_5	FCCU_ CFG_4	FCCU_ CFG_3	FCCU_ CFG_2	FCCU_ CFG_1	FCCU_ CFG_0
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 49-10. User Option Status (SSCM_UOPS) Register

NOTES:

¹ Varies depending on the contents of the Test flash block.

Table 49-15. SSCM_UOPS field descriptions

Field	Description
WATCHDOG _ENABLE	This bit shows whether the SWT is enabled. 0 SWT is disabled 1 SWT is enabled. Note: In DPM, applies only to SWT_0; SWT_1 is always off until enabled by software.
OSCILLATOR _MARGIN	XOSC oscillation margin select 0 Selects lower XOSC consumption and lower oscillator margin. 1 Selects higher XOSC consumption and higher oscillator margin.

Table 49-15. SSCM_UOPS field descriptions (continued)

Field	Description
CLOCK_RATIO[1:0]	This bit shows the clock ratio between core, platform, and Flash_IPG clock 00 Configuration during reset 01 1:1 Mode 10 1:3 Mode 11 1:2 Mode (default after reset) See Section 13.3, System clock dividers , for more information.
LSM_DPMB	This bit shows whether the device is in Lock Step Mode (LSM) or Decoupled Parallel Mode (DPM) 0 Device is in DPM. 1 Device is in LSM.
SELFTTEST_CFG[1:0]	These bits show the self-test configuration via SSCM or CPU selection. 00 CPU 01 Reserved 10 Reserved 11 SSCM
FCCU_CFG_11	FCCU Configuration bit 11. This bit mirrors the FCCU_CFG[CM] bit. Configuration mode 0 Configuration labelling: a specific FCCU_F configuration is assigned in CONFIG state. 1 Configuration transparency: the FCCU_F protocol is the same in CONFIG and NORMAL states.
FCCU_CFG_10	FCCU Configuration bit 10. This bit mirrors the FCCU_CFG[SM] bit. Switching mode 0 FCCU_F protocol (dual-rail, time-switching) slow switching mode. 1 FCCU_F protocol (dual-rail, time-switching) fast switching mode. SM has no effect on the bi-stable protocol.
FCCU_CFG_9	FCCU Configuration bit 9. This bit mirrors the FCCU_CFG[PS] bit. Polarity selection 0 FCCU_F[1] active high, FCCU_F[0] active high. 1 FCCU_F[1] active low, FCCU_F[0] active low.
FCCU_CFG_8 FCCU_CFG_7 FCCU_CFG_6	FCCU Configuration bits 8:6. These bits mirror the FCCU_CFG[FOM] bitfield. Fault Output Mode selection 000 Dual-Rail (default state; FCCU_F[1:0]= outputs). 001 Time Switching (FCCU_F[1:0]= outputs). 010 Bi-Stable (FCCU_F[1:0]= outputs). 011 Reserved. 100 Reserved. 101 Test0 (FCCU_F[0] = input, FCCU_F[1] = output). 110 Test1 (FCCU_F[0] = output, FCCU_F[1] = output). 111 Test2 (FCCU_F[0] = output, FCCU_F[1] = input). The output level of the FCCU_F[0:1] pins in the test modes is controlled in the FCCU I/O Control Register (FCCU_EINOUT). Note: In Test n mode, a simple double-stage resynchronization stage is used to resynchronize the FCCU_F[0:1] input/outputs on the system/safe clock.

Table 49-15. SSCM_UOPS field descriptions (continued)

Field	Description
FCCU_CFG_5	FCCU Configuration bits 5:0. These bits mirror the FCCU_CFG[FOP] bitfield.
FCCU_CFG_4	Fault Output Prescaler
FCCU_CFG_3	FOP defines the prescaler setting used to generate the FCCU_F protocol frequency.
FCCU_CFG_2	00 0000 Input clock frequency (RC _{16MHz} clock) is divided by 2048.
FCCU_CFG_1	00 0001 Input clock frequency (RC _{16MHz} clock) is divided by 4096.
FCCU_CFG_0	00 0010 Input clock frequency (RC _{16MHz} clock) is divided by 6144.
	00 0011 Input clock frequency (RC _{16MHz} clock) is divided by 8192.
	00 0100 Input clock frequency (RC _{16MHz} clock) is divided by 10240.
	00 0101 Input clock frequency (RC _{16MHz} clock) is divided by 12288.
	00 0110 Input clock frequency (RC _{16MHz} clock) is divided by 14336.
	00 0111 Input clock frequency (RC _{16MHz} clock) is divided by 16384.
	00 1000 Input clock frequency (RC _{16MHz} clock) is divided by 18432 (This is the reset value. I _{est} ~ 868 Hz is the out-of- reset frequency of the FCCU_F[0:1] pins).
	The following equation gives the FCCU_F frequency:
	$F_{ccu0F_{freq}} = RC_{16MHz} / (1024 \times (FOP + 1) \times 2)$

49.3.1.9 SSCM Processor Start Address Register (SSCM_PSAR)

Address: Base + 0x0028

Access: User read/write




Figure 49-11. SSCM Processor Start Address Register (SSCM_PSAR)

Table 49-16. SSCM_PSAR field descriptions

Field	Description
SADR	Start Address. The boot processor starts executing application code from this address.

49.3.1.10 SSCM Code Length Register (SSCM_CLR)




Figure 49-12. SSCM Code Length Register (SSCM_CLR)

Table 49-17. SSCM_CLR field descriptions

Field	Description
CL	Length of the code for the identified boot sector. This bitfield shows the word following the Boot ID (with the RCHW field) and the application start address in the flash. For CSE applications, this word must contain the code length. For other applications, this register can be ignored and the word in flash can be used for other purposes (e.g., application code).

49.4 Functional description

The primary purpose of the SSCM is to provide information about the current state and configuration of the system that may be useful for configuring application software and for debug of the system.

49.4.1 Reset Configuration Half Word Source (RCHW)

PXS30 flash memory is partitioned into boot sectors shown in [Table 49-19](#).

Each boot sector contains the Reset Configuration Half-Word (RCHW) at offset 0x0.




Figure 49-13. Reset Configuration Half Word (RCHW)

Table 49-18. RCHW field descriptions

Field	Description
0–6	Reserved
VLE	Selects the VLE or Book E instruction set. 0 Selects the classic PowerPC instruction set. 1 Selects the VLE instruction set (default).
BOOT_ID[0:7]	Valid boot identifier is 0x5A.




Figure 49-14. PXS30 flash memory partitioning and RCHW search

Table 49-19. Flash boot sector locations

Block	Address
0	0x0000_0000
1	0x0000_4000
2	0x0000_8000
3	0x0001_0000
4	0x0001_8000
5	0x0001_C000
6	0x0002_0000
7	0x0003_0000

Chapter 50

Self-Test Control Unit (STCU)


50.1 Introduction

The Self-Test Control Unit (STCU) is a component within the overall Safety Integrity Subsystem. The STCU controls the sequencing of the device’s self-test before the primary user application starts running. The goal of the self-test is to detect physical defects in the digital logic and embedded memories with enough coverage to meet the required Safety Integrity Level (SIL) of the system.

To the user, the purpose of the STCU is to display the results of the self-test.

50.1.1 Safety Integrity Subsystem

Figure 50-1 shows the STCU as a component of the Safety Integrity Subsystem on the device.



Component ¹	Description
FCCU	The Fault Collection Control Unit collects errors and controls the safety state of the device.
Integrity SW	The Safety Integrity Software checks the STCU status before passing control over to application software.
LBIST Partitions	The set of individual logic block partitions included in the self-test
MBIST Partitions	The set of individual embedded memory blocks included in the self-test
MC_RGM	Reset generation module
NVM	The flash nonvolatile memory contains the initial self-test parameters.
SSCM	The System Status and Configuration Module is the central control for device configuration after reset.
STCU	The Self-Test Control Unit manages the device self-test.
STCU Reset Event	The following reset events trigger the SSCM to activate the STCU: <ul style="list-style-type: none"> • Power-on reset • Destructive reset • External reset


NOTES:

¹ Components are the hardware and software that make up a subsystem. Events that affect subsystem behavior are also included.

Figure 50-1. STCU within the Safety Integrity Subsystem


When an STCU Reset Event occurs, the device goes through a two-phase boot sequence:

1. Self-test phase: See [Figure 50-2](#).
2. Functional-reset phase: See [Figure 50-3](#).



1. After an STCU Reset Event, the SSCM detects that the device self-test has not been run yet.
2. The SSCM reads the self-test parameters from flash nonvolatile memory (NVM).
3. The SSCM loads the self-test parameters into the STCU and passes control over to the STCU.
4. The STCU manages the MBISTs and updates its internal status.
5. The STCU manages the LBISTs and updates its internal status.
6. If faults are detected, the STCU reports the test failures to the FCCU.
7. The STCU signals the MC_RGM that the tests are complete, and the boot sequence proceeds to the next phase (see [Figure 50-3](#)). However, if a SIR fault occurs, the STCU keeps the device in reset until an STCU Reset Event is applied.

Figure 50-2. Boot sequence phase 1: self-test



1. The MC_RGM triggers a functional reset.
2. The SSCM detects that the device self-test has been run and passes control over to the CPUs.
3. The Integrity software checks the results of the self-test. See [Section 50.1.2, Integrity software operations](#).
4. If the Integrity software check passes, the device can be considered as OK and control can be passed to the application software.

Figure 50-3. Boot sequence phase 2: functional reset

50.1.2 Integrity software operations

The Integrity software should perform operations based on the STCU status conditions after the self-test. Even if no errors are reported, the Integrity software should confirm that the expected and actual values within the CRC and LBIST MISR registers do not indicate an error. This software confirmation prevents a fault within the STCU itself incorrectly indicating that the self-test passed.

50.1.2.1 Reported errors

In the case of reported errors, the Integrity software should:

- Read the STCU_LBS flag register to determine which LBISTs failed.
- Read the STCU_LBE flag register to determine which LBISTs did not finish.
- Read the STCU_MBSL flag register to determine which MBISTs failed.
- Read the STCU_MBEL flag register to determine which MBISTs did not finish.
- Read the STCU_ERR register to check whether there has been an internal STCU failure.

50.1.2.2 No reported errors

In the case of no reported errors, the Integrity software should confirm the following:

- The internal CRC computation result matches the expected value:
Read the CRCE and CRCR registers to check the coherency with the STCU_ERR[CRCS] flag.
- The signature registers of each of the LBIST results match their corresponding expected values:
For each LBIST:
 - Read the STCU_LBMISREL/H and STCU_LBIST_NMISRRL/H registers to check the coherency with the STCU_LBS bits.

- Read the registers described in [Section 50.1.2.1, Reported errors](#), and verify that their values are as expected.

50.2 STCU main features

The STCU features include the following:

- Performs a one-time self-test after a reset trigger event
- Provides register interfaces for both software and hardware:
 - Hardware: SSCM write-one-time register interface
 - Software: IPS read-only register interface
- Manages 3 LBISTs
- Manages 58 MBISTs (embedded memory blocks)
- Performs self-checking: The Self Checker monitors critical internal signals during the self-test.
- Provides a rich set of status and error information:
 - Timeout flags if the self-test does not start or finish within a limited amount of time
 - Status flags for individual LBIST and MBIST operations
 - Flags for STCU internal errors
- Software can confirm the integrity of the CRC and LBIST status information by directly comparing the expected and actual results the CRC and LBIST operations.

50.3 Block diagram and components

Figure 50-4 shows a block diagram of the STCU.




Figure 50-4. STCU block diagram

The main components of the STCU are:

- **Registers:** Hold the self-test parameters and status flags: scheduling activity, LBIST setup, Critical/Non-Critical/Stay-in-Reset fault mapping, CRC and MISR expected values. See [Section 50.4, Memory map and register description](#).

The IPS and SSCM interfaces provide access:

- *SSCM interface*—The SSCM uses this interface to program the STCU’s self-test parameters without CPU intervention. A write-once mechanism disables the SSCM interface to prevent the STCU parameters from being reloaded after the self-test has been performed.
- *IPS interface*—Software running on the CPUs use this slave bus to access registers.
- **Self Checker:** Performs a CRC test on a sampled set of selected internal signals when the STCU is running
- **Collector:** Collects and updates the status and error conditions related to the L/MBIST execution and STCU internal operation. The Collector sends the BIST results to the FCCU and signals the MC_RGM to begin a functional reset (unless a stay-in-reset fault is encountered).
- **Watchdog Timers:** Provide timeout mechanisms to protect against the following:
 - Dead-lock or runaway condition during the self-test
 - STCU is activated but the self-test is not run
- **LBIST Engine:** Manages the testing of logic blocks on the device.
- **MBIST Engine:** Manages the testing of embedded memory blocks.

50.4 Memory map and register description

All registers shown in this section are defined as visible by the IPS interface.

50.4.1 Memory map

The STCU memory map is listed in [Table 50-1](#).

For LBIST partitioning, see [Section 50.5, LBIST partitioning](#).

Table 50-1. STCU register map

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x0000	STCU Run Register (STCU_RUN)	R/W	0x0000_0000	on page 50-10
0x0004–0x000B	Reserved			
0x000C	STCU Configuration Register (STCU_CFG)	R/W	0x0000_0000	on page 50-11
0x0010	STCU Watchdog Register Granularity (STCU_WDGG)	R	0x0000_FFFF	on page 50-12
0x0014	STCU CRC Expected Status Register (STCU_CRCE)	R	0xFFFF_FFFF	on page 50-13
0x0018	STCU CRC Read Status Register (STCU_CRCR)	R	0x0000_0000	on page 50-14
0x001C	STCU Error Register (STCU_ERR)	R	0x0000_0000	on page 50-14
0x0020	Reserved			
0x0024	STCU LBIST Status Register (STCU_LBS)	R	0x0000_0000	on page 50-16
0x0028	STCU LBIST End Flag Register (STCU_LBE)	R	0x0000_0000	on page 50-17
0x002C	Reserved			

Table 50-1. STCU register map (continued)

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x0030	STCU LBIST Critical FM Register (STCU_LBCFM)	R	0x0000_0000	on page 50-17
0x0034	STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM)	R	0x0000_0000	on page 50-18
0x0038	Reserved			
0x003C	STCU MBIST Status Low Register (STCU_MBSL)	R	0x0000_0000	on page 50-18
0x0040	STCU MBIST Status High Register (STCU_MBSH)	R	0x0000_0000	on page 50-19
0x0044	STCU MBIST End Flag Low Register (STCU_MBEL)	R	0x0000_0000	on page 50-20
0x0048	STCU MBIST End Flag High Register (STCU_MBEH)	R	0x0000_0000	on page 50-22
0x004C	Reserved			
0x0050	STCU MBIST Critical FM Low Register (STCU_MBCFML)	R	0x0000_0000	on page 50-23
0x0054	STCU MBIST Critical FM High Register (STCU_MBCFMH)	R	0x0000_0000	on page 50-23
0x0058	STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML)	R	0x0000_0000	on page 50-24
0x005C	STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH)	R	0x0000_0000	on page 50-24
0x0060–0x007F	Reserved			
0x0080	STCU LBIST Control Register 0 (STCU_LB_CTRL0)	R	0x0000_0000	on page 50-25
0x0084	Reserved			
0x0088	STCU LBIST MISR Expected Low Register 0 (STCU_LB_MISRELO)	R	0xFFFF_FFFF	on page 50-26
0x008C	STCU LBIST MISR Expected High Register 0 (STCU_LB_MISREH0)	R	0xFFFF_FFFF	on page 50-27
0x0090	STCU LBIST MISR Read Low Register 0 (STCU_LB_MISRRLO)	R	0x0000_0000	on page 50-28
0x0094	STCU LBIST MISR Read High Register 0 (STCU_LB_MISRRH0)	R	0x0000_0000	on page 50-28
0x0098–0x009F	Reserved			
0x00A0	STCU LBIST Control Register 1 (STCU_LB_CTRL1)	R	0x0000_0000	on page 50-25
0x00A4	Reserved			
0x00A8	STCU LBIST MISR Expected Low Register (STCU_LB_MISREL1)	R	0xFFFF_FFFF	on page 50-26
0x00AC	STCU LBIST MISR Expected High Register (STCU_LB_MISREH1)	R	0xFFFF_FFFF	on page 50-27
0x00B0	STCU LBIST MISR Read Low Register (STCU_LB_MISRRL1)	R	0x0000_0000	on page 50-28

Table 50-1. STCU register map (continued)

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x00B4	STCU LBIST MISR Read High Register (STCU_LB_MISRRH1)	R	0x0000_0000	on page 50-28
0x00B8–0x00BF	Reserved			
0x00C0	STCU LBIST Control Register 2 (STCU_LB_CTRL2)	R	0x0000_0000	on page 50-25
0x00C4	Reserved			
0x00C8	STCU LBIST MISR Expected Low Register 2 (STCU_LB_MISREL2)	R	0xFFFF_FFFF	on page 50-26
0x00CC	STCU LBIST MISR Expected High Register 2 (STCU_LB_MISREH2)	R	0xFFFF_FFFF	on page 50-27
0x00D0	STCU LBIST MISR Read Low Register 2 (STCU_LB_MISRRL2)	R	0x0000_0000	on page 50-28
0x00D4	STCU LBIST MISR Read High Register 2 (STCU_LB_MISRRH2)	R	0x0000_0000	on page 50-28
0x00D8–0x02FF	Reserved			
0x0300	STCU MBIST Control Register 0 (STCU_MB_CTRL0)	R	0x0000_0000	on page 50-29
0x0304	STCU MBIST Control Register 1 (STCU_MB_CTRL1)	R	0x0000_0000	on page 50-29
0x0308	STCU MBIST Control Register 2 (STCU_MB_CTRL2)	R	0x0000_0000	on page 50-29
0x030C	STCU MBIST Control Register 3 (STCU_MB_CTRL3)	R	0x0000_0000	on page 50-29
0x0310	STCU MBIST Control Register 4 (STCU_MB_CTRL4)	R	0x0000_0000	on page 50-29
0x0314	STCU MBIST Control Register 5 (STCU_MB_CTRL5)	R	0x0000_0000	on page 50-29
0x0318	STCU MBIST Control Register 6 (STCU_MB_CTRL6)	R	0x0000_0000	on page 50-29
0x031C	STCU MBIST Control Register 7 (STCU_MB_CTRL7)	R	0x0000_0000	on page 50-29
0x0320	STCU MBIST Control Register 8 (STCU_MB_CTRL8)	R	0x0000_0000	on page 50-29
0x0324	STCU MBIST Control Register 9 (STCU_MB_CTRL9)	R	0x0000_0000	on page 50-29
0x0328	STCU MBIST Control Register 10 (STCU_MB_CTRL10)	R	0x0000_0000	on page 50-29
0x032C	STCU MBIST Control Register 11 (STCU_MB_CTRL11)	R	0x0000_0000	on page 50-29
0x0330	STCU MBIST Control Register 12 (STCU_MB_CTRL12)	R	0x0000_0000	on page 50-29
0x0334	STCU MBIST Control Register 13 (STCU_MB_CTRL13)	R	0x0000_0000	on page 50-29
0x0338	STCU MBIST Control Register 14 (STCU_MB_CTRL14)	R	0x0000_0000	on page 50-29
0x033C	STCU MBIST Control Register 15 (STCU_MB_CTRL15)	R	0x0000_0000	on page 50-29
0x0340	STCU MBIST Control Register 16 (STCU_MB_CTRL16)	R	0x0000_0000	on page 50-29

Table 50-1. STCU register map (continued)

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x0344	STCU MBIST Control Register 17 (STCU_MB_CTRL17)	R	0x0000_0000	on page 50-29
0x0348	STCU MBIST Control Register 18 (STCU_MB_CTRL18)	R	0x0000_0000	on page 50-29
0x034C	STCU MBIST Control Register 19 (STCU_MB_CTRL19)	R	0x0000_0000	on page 50-29
0x0350	STCU MBIST Control Register 20 (STCU_MB_CTRL20)	R	0x0000_0000	on page 50-29
0x0354	STCU MBIST Control Register 21 (STCU_MB_CTRL21)	R	0x0000_0000	on page 50-29
0x0358	STCU MBIST Control Register 22 (STCU_MB_CTRL22)	R	0x0000_0000	on page 50-29
0x035C	STCU MBIST Control Register 23 (STCU_MB_CTRL23)	R	0x0000_0000	on page 50-29
0x0360	STCU MBIST Control Register 24 (STCU_MB_CTRL24)	R	0x0000_0000	on page 50-29
0x0364	STCU MBIST Control Register 25 (STCU_MB_CTRL25)	R	0x0000_0000	on page 50-29
0x0368	STCU MBIST Control Register 26 (STCU_MB_CTRL26)	R	0x0000_0000	on page 50-29
0x036C	STCU MBIST Control Register 27 (STCU_MB_CTRL27)	R	0x0000_0000	on page 50-29
0x0370	STCU MBIST Control Register 28 (STCU_MB_CTRL28)	R	0x0000_0000	on page 50-29
0x0374	STCU MBIST Control Register 29 (STCU_MB_CTRL29)	R	0x0000_0000	on page 50-29
0x0378	STCU MBIST Control Register 30 (STCU_MB_CTRL30)	R	0x0000_0000	on page 50-29
0x037C	STCU MBIST Control Register 31 (STCU_MB_CTRL31)	R	0x0000_0000	on page 50-29
0x0380	STCU MBIST Control Register 32 (STCU_MB_CTRL32)	R	0x0000_0000	on page 50-29
0x0384	STCU MBIST Control Register 33 (STCU_MB_CTRL33)	R	0x0000_0000	on page 50-29
0x0388	STCU MBIST Control Register 34 (STCU_MB_CTRL34)	R	0x0000_0000	on page 50-29
0x038C	STCU MBIST Control Register 35 (STCU_MB_CTRL35)	R	0x0000_0000	on page 50-29
0x0390	STCU MBIST Control Register 36 (STCU_MB_CTRL36)	R	0x0000_0000	on page 50-29

Table 50-1. STCU register map (continued)

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x0394	STCU MBIST Control Register 37 (STCU_MB_CTRL37)	R	0x0000_0000	on page 50-29
0x0398	STCU MBIST Control Register 38 (STCU_MB_CTRL38)	R	0x0000_0000	on page 50-29
0x039C	STCU MBIST Control Register 39 (STCU_MB_CTRL39)	R	0x0000_0000	on page 50-29
0x03A0	STCU MBIST Control Register 40 (STCU_MB_CTRL40)	R	0x0000_0000	on page 50-29
0x03A4	STCU MBIST Control Register 41 (STCU_MB_CTRL41)	R	0x0000_0000	on page 50-29
0x03A8	STCU MBIST Control Register 42 (STCU_MB_CTRL42)	R	0x0000_0000	on page 50-29
0x03AC	STCU MBIST Control Register 43 (STCU_MB_CTRL43)	R	0x0000_0000	on page 50-29
0x03B0	STCU MBIST Control Register 44 (STCU_MB_CTRL44)	R	0x0000_0000	on page 50-29
0x03B4	STCU MBIST Control Register 45 (STCU_MB_CTRL45)	R	0x0000_0000	on page 50-29
0x03B8	STCU MBIST Control Register 46 (STCU_MB_CTRL46)	R	0x0000_0000	on page 50-29
0x03BC	STCU MBIST Control Register 47 (STCU_MB_CTRL47)	R	0x0000_0000	on page 50-29
0x03C0	STCU MBIST Control Register 48 (STCU_MB_CTRL48)	R	0x0000_0000	on page 50-29
0x03C4	STCU MBIST Control Register 49 (STCU_MB_CTRL49)	R	0x0000_0000	on page 50-29
0x03C8	STCU MBIST Control Register 50 (STCU_MB_CTRL50)	R	0x0000_0000	on page 50-29
0x03CC	STCU MBIST Control Register 51 (STCU_MB_CTRL51)	R	0x0000_0000	on page 50-29
0x03D0	STCU MBIST Control Register 52 (STCU_MB_CTRL52)	R	0x0000_0000	on page 50-29
0x03D4	STCU MBIST Control Register 53 (STCU_MB_CTRL53)	R	0x0000_0000	on page 50-29
0x03D8	STCU MBIST Control Register 54 (STCU_MB_CTRL54)	R	0x0000_0000	on page 50-29

Table 50-1. STCU register map (continued)

Offset from STCU_BASE (0xC3FF_4000)	Register Name	Access ¹	Reset Value ²	Location
0x03DC	STCU MBIST Control Register 55 (STCU_MB_CTRL55)	R	0x0000_0000	on page 50-29
0x03E0	STCU MBIST Control Register 56 (STCU_MB_CTRL56)	R	0x0000_0000	on page 50-29
0x03E4	STCU MBIST Control Register 57 (STCU_MB_CTRL57)	R	0x0000_0000	on page 50-29
0x03E8–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.

50.4.2 Register conventions

The following bus operations (contiguous byte enables) are supported:

- Word (32-bit) data read operations
- Low and high halfwords (16-bit, data[31:16] or data[15:0]) data read operations
- Byte (8-bit, data[31:24] or data[23:16] or data[15:8] or data[7:0]) data read operations

The STCU generates a bus transfer error in the following cases:

- A read access to the register addresses not mapped on the peripheral but included in the address space of the peripheral
- A read operation different from byte/halfword/word (free byte enables or other operations) on each register

The registers of the STCU are accessible (read-only) in each access mode: user or supervisor.

50.4.3 Detailed register descriptions

50.4.3.1 STCU Run Register (STCU_RUN)

The STCU Run Register (STCU_RUN) defines the RUN bit to start the self-test.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RUN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-5. STCU Run Register (STCU_RUN)

Table 50-2. STCU_RUN field descriptions

Field	Description
RUN	RUN. The STCU automatically clears the RUN bit when the self-testing procedure has been completed. 0 Idle. 1 Self-testing procedure is running.

50.4.3.2 STCU Configuration Register (STCU_CFG)

The STCU Configuration Register (STCU_CFG) includes the global configuration of the STCU.

Address: Base + 0x000C

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PTR							0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	FM	BYP	0	0	0	0	CLK_CFG			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-6. STCU Configuration Register (STCU_CFG)

Table 50-3. STCU_CFG field descriptions

Field	Description
PTR	LBIST or MBIST pointer. PTR defines the logical pointer to the first LBIST or MBIST to be scheduled. 0 to 2: pointer to LBIST. 0x10 to 0x49: pointer to MBIST. Value is calculated as $[0x10 + (0x3A - 1)]$. $0x3A$ = total number of MBISTs (58). 0x7F: pointer to NIL. No BIST execution.

Table 50-3. STCU_CFG field descriptions (continued)

Field	Description
FM	FCCU masking. 0 The critical fault (CF) and non-critical fault (NCF) lines are not masked. 1 The CF and NCF lines are masked.
BYP	Bypass mode. 0 STCU is active. 1 STCU is in bypass mode. The self-test is bypassed.
CLK_CFG	Logic, Memory BIST and STCU core CLK Clock configuration. CLK_CFG defines the ratio between the SYS_CLK and the clock used to program the LBIST, MBIST and STCU core clock. The allowed configurations are the following: 0000 SYS_CLK 0001 SYS_CLK/2 0010 SYS_CLK/3 ... 1101 SYS_CLK/14 1110 SYS_CLK/15 1111 SYS_CLK/16

50.4.3.3 STCU Watchdog Register Granularity (STCU_WDGG)

The STCU Watchdog Register Granularity (STCU_WDGG) defines the granularity of the LBIST and MBIST watchdog timer that provides protection against dead-lock or runaway conditions during the self-test.

When the self-test is not run but the STCU is still activated (the STCU_CFG[BYP] bit is not set), the bits 16:31 define the timeout before the STCU_ERR[WDTO] bit is set and the STCU core clock is switched off.




Figure 50-7. STCU Watchdog Register Granularity (STCU_WDGG)

Table 50-4. STCU_WDGG field descriptions

Field	Description
GLBIST	<p>Granularity of the LBIST. The value of this field has to be evaluated taking into account the following:</p> <ul style="list-style-type: none"> • The maximum scan chain length of the LBIST • The related maximum shift-speed parameter defined in the STCU_LB_CTRL[SHS] field • The STCU clock frequency/prescaling factor defined in the STCU_CFG[CLK_CFG] field <p>The following equation shows how to set this value:</p> $GLBIST_{value} = MAX(LBIST_{Chain}) \times MAX(LBIST_{SHS})$
GMBIST	<p>Granularity of the MBIST. The value of this field has to be evaluated in order to define the granularity of the MBIST run taking into account that the Watchdog timer operates at the STCU clock frequency prescaled depending on the parameter CLK_CFG defined into the STCU_CFG register and the minimum value is the length of a fixed prescaler (10 bits).</p> <p>The following equation gives the system clock cycles granularity of MBIST:</p> $GMBIST_{cycles} = 2^{GMBIST} \times 1024$ <p>The following shows the granularity:</p> <p>000 1 K STCU clock cycles 001 2 K STCU clock cycles ... 111 128 K STCU clock cycles</p>

50.4.3.4 STCU CRC Expected Status Register (STCU_CRCE)

The STCU CRC Expected Status Register (STCU_CRCE) holds the expected signature of the CRC-32 loaded by the SSCM. The Self Checker computes the CRC signature of the STCU’s critical signals. If the CRC computation does not match the expected value, the STCU_ERR[CRCS] bit is set.




Figure 50-8. STCU CRC Expected Status Register (STCU_CRCE)

Table 50-5. STCU_CRCE field descriptions

Field	Description
CRCE	CRC expected signature

50.4.3.5 STCU CRC Read Status Register (STCU_CRCR)

The STCU CRC Read Status Register (STCU_CRCR) reports the value obtained by the Self Checker at the end of the self-test. It can be used for diagnostics and as an additional check with respect to the STCU_ERR[CRCS] bit.




Figure 50-9. STCU CRC Read Status Register (STCU_CRCR)

Table 50-6. STCU_CRCR field descriptions

Field	Description
CRCR	Read CRC signature

50.4.3.6 STCU Error Register (STCU_ERR)

The STCU Error Register (STCU_ERR) includes the status flags related to the STCU internal error conditions occurred during the configuration or the self-testing execution and the related Fault Masking (Stay-In-Reset (SIR) and Critical) control bits.

The STCU_ERR bits can be cleared or set by software depending on the applied unlocked sequence:

1. Write Key_x into the STCU_ERR.
2. Set/clear the STCU_ERR register.

where

- Key1 allows to clear the bit/s at 1 writing on that bit/s the value 0.
- Key2 allows to set the bit/s at 0 writing on that bit/s the value 1.

In case of invalid access (wrong or missing key), a transfer error on the IPS or SSCM bus is asserted (depending on the selected bus interface) and the write operation on STCU_ERR register is ignored.

Address: Base + 0x001C

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	WDTO SFM	CRCS SFM	ENGE SFM	INVPSFM	0	0	0	0	WDTO CFM	CRCS CFM	ENGE CFM	INVPCFM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	CFS F	NCF SF	SIRS F	0	0	0	0	WDT O	CRC S	ENG E	INV P
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-10. STCU Error Register (STCU_ERR)

Table 50-7. STCU_ERR field descriptions

Field	Description
WDTOSFM	Watchdog timeout SIR Fault Mapping 0 Non SIR Fault mapping. 1 SIR Fault mapping.
CRCS SFM	CRC SIR Fault Mapping 0 Non SIR Fault mapping. 1 SIR Fault mapping.
ENGESFM	Engine Error SIR Fault Mapping 0 Non SIR Fault mapping. 1 SIR Fault mapping.
INVPSFM	Invalid Pointer SIR Fault Mapping 0 Non SIR Fault mapping. 1 SIR Fault mapping.
WDTOCFM	Watchdog Timeout Critical Fault Mapping 0 Non Critical Fault mapping. 1 Critical Fault mapping.
CRCS CFM	CRC Status Critical Fault Mapping 0 Non Critical Fault mapping. 1 Critical Fault mapping.
ENGECFM	Engine Error Critical Fault Mapping 0 Non Critical Fault mapping. 1 Critical Fault mapping.
INVPCFM	Invalid Pointer Critical Fault Mapping 0 Non Critical Fault mapping. 1 Critical Fault mapping.
CFSF	Critical Faults Status Flag This flag reports the global status of the CF. 0 No errors that trigger the CF condition occurred. 1 At least one error that triggers the CF condition occurred.
NCF SF	Non Critical Faults Status Flag 0 No errors that trigger the NCF condition occurred. 1 At least one error that triggers the NCF condition occurred.

Table 50-7. STCU_ERR field descriptions (continued)

Field	Description
SIRSF	Stay-In-Reset Faults Status Flag 0 No errors have triggered the SIR condition. 1 One or more errors have triggered the SIR condition. In the typical condition, it should not be possible to read the content of this register when this bit is set because the system should be permanently under reset. However, for diagnostic purposes, the system could exit from reset to allow software to check the flag and attempt to trace the failure.
WDTO	Watchdog timeout 0 The self-test completed within the assigned watchdog time. 1 The self-test did not complete within the assigned watchdog time. This bit is also set when the STCU is activated but the self-test is not run.
CRCS	CRC status 0 Successful CRC comparison. 1 Failed CRC comparison.
ENGE	Engine Error 0 Valid Engine execution. 1 Invalid Engine execution.
INVP	Invalid pointer. The following conditions set this bit: <ul style="list-style-type: none"> • Initial LBIST or MBIST pointer is out of range • LBIST is selected when MBIST is concurrently running or vice versa • Error in the LBIST/MBIST linking (execution generates an infinite loop) 0 Valid linked pointer list. 1 Invalid linked pointer list.

50.4.3.7 STCU LBIST Status Register (STCU_LBS)

The STCU LBIST Status Register (STCU_LBS) includes the results corresponding to the execution of each LBIST. The STCU_LBS register is automatically set following the completion of the LBIST run.

Address: Base + 0x0024 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LBS2	LBS1	LBS0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-11. STCU LBIST Status Register (STCU_LBS)

Table 50-8. STCU_LBS field descriptions

Field	Description
LBSx	LBIST status 0 Failed LBIST execution. 1 Successful LBIST execution.

50.4.3.8 STCU LBIST End Flag Register (STCU_LBE)

The STCU LBIST End Flag Register (STCU_LBE) includes the End Flag related to the execution of each LBIST. The STCU_LBE register is automatically updated following the completion of the LBIST run.

Address: Base + 0x0028 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LBE2	LBE1	LBE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-12. STCU LBIST End Flag Register (STCU_LBE)

Table 50-9. STCU_LBE field descriptions

Field	Description
LBE _x	LBIST End status 0 LBIST execution is not finished. 1 LBIST execution is finished.

50.4.3.9 STCU LBIST Critical FM Register (STCU_LBCFM)

The STCU LBIST Critical FM Register (STCU_LBCFM) defines the fault mapping of each LBIST in terms of critical or non-critical faults.

Address: Base + 0x0030 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LBC FM2	LBC FM1	LBC FM0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-13. STCU LBIST Critical FM Register (STCU_LBCFM)

Table 50-10. STCU_LBCFM field descriptions

Field	Description
LBCFMx	LBIST Critical Fault Mapping 0 This LBIST is a non-critical fault (NCF). 1 This LBIST is a critical fault (CF).

50.4.3.10 STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM)

The STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM) defines the fault mapping of each LBIST in terms of the SIR condition.

Address: Base + 0x0034 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LBS FM2	LBS FM1	LBS FM0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-14. STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM)

Table 50-11. STCU_LBSFM field descriptions

Field	Description
LBSFMx	LBIST SIR Fault Mapping 0 This LBIST is not a Stay-In-Reset (SIR) fault. 1 This LBIST is a Stay-In-Reset (SIR) fault.

50.4.3.11 STCU MBIST Status Low Register (STCU_MBSL)

The STCU MBIST Status Low Register (STCU_MBSL) includes the results corresponding to the execution of each MBIST. The STCU_MBSL register is automatically set following the completion of the MBIST run. [Table 50-15](#) lists the MBIST fault flags.

Address: Base + 0x003C

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBS 31	MBS 30	MBS 29	MBS 28	MBS 27	MBS 26	MBS 25	MBS 24	MBS 23	MBS 22	MBS 21	MBS 20	MBS 19	MBS 18	MBS 17	MBS 16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS 15	MBS 14	MBS 13	MBS 12	MBS 11	MBS 10	MBS 9	MBS 8	MBS 7	MBS 6	MBS 5	MBS 4	MBS 3	MBS 2	MBS 1	MBS 0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-15. STCU MBIST Status Low Register (STCU_MBSL)

Table 50-12. STCU_MBSL field descriptions

Field	Description
MBSx	MBIST status 0 Failed MBIST execution. 1 Successful MBIST execution.

50.4.3.12 STCU MBIST Status High Register (STCU_MBSH)

The STCU MBIST Status High Register (STCU_MBSH) includes the results corresponding to the execution of each MBIST. The STCU_MBSH register is automatically set following the completion of the MBIST run. Table 50-15 lists the MBIST fault flags.

Address: Base + 0x0040

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	MBS 57	MBS 56	MBS 55	MBS 54	MBS 53	MBS 52	MBS 51	MBS 50	MBS 49	MBS 48
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS 47	MBS 46	MBS 45	MBS 44	MBS 43	MBS 42	MBS 41	MBS 40	MBS 39	MBS 38	MBS 37	MBS 36	MBS 35	MBS 34	MBS 33	MBS 32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-16. STCU MBIST Status High Register (STCU_MBSH)

Table 50-13. STCU_MBSH field descriptions

Field	Description
MBSx	MBIST status 0 Failed MBIST execution. 1 Successful MBIST execution.

50.4.3.13 STCU MBIST End Flag Low Register (STCU_MBEL)

The STCU MBIST End Flag Low Register (STCU_MBEL) includes the End Flag related to the execution of each MBIST. The STCU_MBEL register is automatically updated following the completion of the MBIST run. [Table 50-15](#) lists the MBIST fault flags.

Address: Base + 0x0044 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBE 31	MBE 30	MBE 29	MBE 28	MBE 27	MBE 26	MBE 25	MBE 24	MBE 23	MBE 22	MBE 21	MBE 20	MBE 19	MBE 18	MBE 17	MBE 16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE 15	MBE 14	MBE 13	MBE 12	MBE 11	MBE 10	MBE 9	MBE 8	MBE 7	MBE 6	MBE 5	MBE 4	MBE 3	MBE 2	MBE 1	MBE 0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-17. STCU MBIST End Flag Low Register (STCU_MBEL)

Table 50-14. STCU_MBEL field descriptions

Field	Description
MBEx	MBIST End status 0 MBIST execution is not finished. 1 MBIST execution is finished.

Table 50-15. MBIST Fault Flags

Function	MBIST	Address (LSM)	Address (DPM)
Cache (Core_0) – Instruction Tag	0 (a,b,c,d)	—	—
Cache (Core_0) – Data Tag	1 (a,b,c,d)	—	—
Cache (Core_0) – Instruction	2, 3	—	—
	4, 5	—	—
Cache (Core_0) – Data	6, 7	—	—
	8, 9	—	—
Cache (Core_0) – Dirty	10	—	—

Table 50-15. MBIST Fault Flags (continued)

Function	MBIST	Address (LSM)	Address (DPM)
SRAM (Core_0)	11, 12	11 – 0x4000_0000 to 0x4000_7FFF 12 – 0x4000_8000 to 0x4000_FFFF	11 – 0x4000_0000 to 0x4000_7FFF 12 – 0x4000_8000 to 0x4000_FFFF
	13, 14	13 – 0x4001_0000 to 0x4001_7FFF 14 – 0x4001_8000 to 0x4001_FFFF	13 – 0x4001_0000 to 0x4001_7FFF 14 – 0x4001_8000 to 0x4001_FFFF
	15, 16	15 – 0x4002_0000 to 0x4002_7FFF 16 – 0x4002_8000 to 0x4002_FFFF	15 – 0x4002_0000 to 0x4002_7FFF 16 – 0x4002_8000 to 0x4002_FFFF
	17, 18	17 – 0x4003_0000 to 0x4003_7FFF 18 – 0x4003_8000 to 0x4003_FFFF	17 – 0x4003_0000 to 0x4003_7FFF 18 – 0x4003_8000 to 0x4003_FFFF
SRAM (Core_1)	19, 20	19 – 0x4004_0000 to 0x4004_7FFF 20 – 0x4004_8000 to 0x4004_FFFF	19 – 0x5000_0000 to 0x5000_7FFF 20 – 0x5000_8000 to 0x5000_FFFF
	21, 22	21 – 0x4005_0000 to 0x4005_7FFF 22 – 0x4005_8000 to 0x4005_FFFF	21 – 0x5001_0000 to 0x5001_7FFF 22 – 0x5001_8000 to 0x5001_FFFF
	23, 24	23 – 0x4006_0000 to 0x4006_7FFF 24 – 0x4006_8000 to 0x4006_FFFF	23 – 0x5002_0000 to 0x5002_7FFF 24 – 0x5002_8000 to 0x5002_FFFF
	25, 26	25 – 0x4007_0000 to 0x4007_7FFF 26 – 0x4007_8000 to 0x4007_FFFF	25 – 0x5003_0000 to 0x5003_7FFF 26 – 0x5003_8000 to 0x5003_FFFF
Cache (Core_1) – Instruction Tag	27 (a,b,c,d)	—	—
Cache (Core_1) – Data Tag	28 (a,b,c,d)	—	—
Cache (Core_1) – Instruction	29, 30	—	—
	31, 32	—	—
Cache (Core_1) – Data	33, 34	—	—
	35, 36	—	—
Cache (Core_1) – Dirty	37	—	—
DMA (0,1)	38, 39	—	—
CAN_MB (0)	40	—	—
CAN_MB (1,2,3)	41, 42, 43	—	—

Table 50-15. MBIST Fault Flags (continued)

Function	MBIST	Address (LSM)	Address (DPM)
CAN_RXIM (0)	44	—	—
CAN_RXIM (1,2,3)	45, 46, 47	—	—
FLEXRAY_LRAM (LUT)	48, 49	—	—
FLEXRAY_DRAM (DATA)	50	—	—
FEC (MIB)	51	—	—
FEC (RIF)	52	—	—
Flash	53	—	—
	54	—	—
	55	—	—
FlexRay ROM	56	—	—
BAM ROM	57	—	—

50.4.3.14 STCU MBIST End Flag High Register (STCU_MBEH)

The STCU MBIST End Flag High Register (STCU_MBEH) includes the End Flag related to the execution of each MBIST. The STCU_MBEH register is automatically updated following the completion of the MBIST run.

Address: Base + 0x0048

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	MBE 57	MBE 56	MBE 55	MBE 54	MBE 53	MBE 52	MBE 51	MBE 50	MBE 49	MBE 48
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE 47	MBE 46	MBE 45	MBE 44	MBE 43	MBE 42	MBE 41	MBE 40	MBE 39	MBE 38	MBE 37	MBE 36	MBE 35	MBE 34	MBE 33	MBE 32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-18. STCU MBIST End Flag High Register (STCU_MBEH)

Table 50-16. STCU_MBEH field descriptions

Field	Description
MBEx	MBIST End status 0 MBIST execution is not finished. 1 MBIST execution is finished.

50.4.3.15 STCU MBIST Critical FM Low Register (STCU_MBCFML)

The STCU MBIST Critical FM Low Register (STCU_MBCFML) defines the MBIST fault mapping in terms of critical or non critical faults. The STCU_MBCFML register is automatically set following the completion of the MBIST run. Table 50-15 lists the MBIST fault flags.

Address: Base + 0x0050 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBC FM31	MBC FM30	MBC FM29	MBC FM28	MBC FM27	MBC FM26	MBC FM25	MBC FM24	MBC FM23	MBC FM22	MBC FM21	MBC FM20	MBC FM19	MBC FM18	MBC FM17	MBC FM16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBC FM15	MBC FM14	MBC FM13	MBC FM12	MBC FM11	MBC FM10	MBC FM9	MBC FM8	MBC FM7	MBC FM6	MBC FM5	MBC FM4	MBC FM3	MBC FM2	MBC FM1	MBC FM0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-19. STCU MBIST Critical FM Low Register (STCU_MBCFML)

Table 50-17. STCU_MBCFML field descriptions

Field	Description
MBCFMx	MBIST Critical Fault Mapping 0 This MBIST is a non-critical fault (NCF). 1 This MBIST is a critical fault (CF).

50.4.3.16 STCU MBIST Critical FM High Register (STCU_MBCFMH)

The STCU MBIST Critical FM High Register (STCU_MBCFMH) defines the MBIST fault mapping in terms of critical or non critical faults. The STCU_MBCFMH register is automatically set following the completion of the MBIST run. Table 50-15 lists the MBIST fault flags.

Address: Base + 0x0054 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	MBC FM57	MBC FM56	MBC FM55	MBC FM54	MBC FM53	MBC FM52	MBC FM51	MBC FM5	MBC FM50	MBC FM49	MBC FM48
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBC FM47	MBC FM46	MBC FM45	MBC FM44	MBC FM43	MBC FM42	MBC FM41	MBC FM40	MBC FM39	MBC FM83	MBC FM37	MBC FM36	MBC FM35	MBC FM34	MBC FM33	MBC FM32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-20. STCU MBIST Critical FM High Register (STCU_MBCFMH)

Table 50-18. STCU_MBCFMH field descriptions

Field	Description
MBCFMx	MBIST Critical Fault Mapping 0 This MBIST is a non-critical fault (NCF). 1 This MBIST is a critical fault (CF).

50.4.3.17 STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML)

The STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML) defines the MBIST fault mapping in terms of the SIR condition. The STCU_MBSFML register is automatically set following the completion of the MBIST run. [Table 50-15](#) lists the MBIST fault flags.




Figure 50-21. STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML)

Table 50-19. STCU_MBSFML field descriptions

Field	Description
MBSFMx	MBIST SIR Fault Mapping 0 This MBIST is not a Stay-In-Reset (SIR) fault. 1 This MBIST is a Stay-In-Reset (SIR) fault.

50.4.3.18 STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH)

The STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH) defines the MBIST fault mapping in terms of the SIR condition. The STCU_MBSFMH register is automatically set following the completion of the MBIST run. [Table 50-15](#) lists the MBIST fault flags.

Address: Base + 0x005C

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	MBS FM57	MBS FM56	MBS FM55	MBS FM54	MBS FM53	MBS FM52	MBS FM51	MBS FM5	MBS FM50	MBS FM49	MBS FM48
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS FM47	MBS FM46	MBS FM45	MBS FM44	MBS FM43	MBS FM42	MBS FM41	MBS FM40	MBS FM39	MBS FM83	MBS FM37	MBS FM36	MBS FM35	MBS FM34	MBS FM33	MBS FM32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-22. STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH)

Table 50-20. STCU_MBSFMH field descriptions

Field	Description
MBSFMx	MBIST SIR Fault Mapping 0 This MBIST is not a Stay-In-Reset (SIR) fault. 1 This MBIST is a Stay-In-Reset (SIR) fault.

50.4.3.19 STCU LBIST Control Register *n* (STCU_LB_CTRL*n*)

The STCU_LB_CTRL*n* registers define the control fields of each LBIST.

Address: Base + 0x0080 (STCU_LB_CTRL0)

Base + 0x00A0 (STCU_LB_CTRL1)

Base + 0x00C0 (STCU_LB_CTRL2)

Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CSM				PTR				0	0	0	0	0		SHS	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SCEN_OFF				SCEN_ON				0	0	0	0	0		CWS	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-23. STCU LBIST Control Register *n* (STCU_LB_CTRL*n*)

Table 50-21. STCU_LB_CTRL n field descriptions

Field	Description
CSM	Concurrent/sequential mode. 0 Sequential mode. 1 Concurrent mode.
PTR	Next LBIST or MBIST pointer. PTR defines the logical pointer to the first LBIST or MBIST to be scheduled. 0 to 2: pointer to LBIST. 0x10 to 0x49: pointer to MBIST. Value is calculated as $[0x10 + (0x3A - 1)]$. 0x3A = total number of MBISTs (58). 0x7F: pointer to NIL. No BIST execution. Other values: invalid pointer → an error is set into the STCU_ERR register.
SHS	Shift speed. SHS defines the shift speed. 000 Shift at full rate (bist_clk) 001 Shift at 1/2 rate (bist_clk) 010 Shift at 1/3 rate (bist_clk) 011 Shift at 1/4 rate (bist_clk) 100 Shift at 1/5 rate (bist_clk) 101 Shift at 1/6 rate (bist_clk) 110 Shift at 1/7 rate (bist_clk) 111 Shift at 1/8 rate (bist_clk) Note: This field has no effect on this device. Software can write and read the specified values, but no functional changes will occur.
SCEN_OFF	Scan enable off. SCEN_OFF defines the number of clock cycles OFF following the falling transition on the SCEN. 0000 0 delay cycles 0001 1 delay cycle ... 1111 15 delay cycles
SCEN_ON	Scan enable on. SCEN_ON defines the number of clock cycles OFF following the rising transition on the SCEN. 0000 0 delay cycles 0001 1 delay cycle ... 1111 15 delay cycles
CWS	Capture window size. CWS defines the capture window size. 000 Illegal 001 Wait 1 shift cycle for capture to finish. 010 Wait 2 shift cycles for capture to finish. ... 111 Wait 7 shift cycles for capture to finish.

50.4.3.20 STCU LBIST MISR Expected Low Register n (STCU_LB_MISREL n)

The STCU_LB_MISREL n registers define the LSB part of the expected MISR of each LBIST.

Address: Base + 0x0088 (STCU_LB_MISREL0)
 Base + 0x00A8 (STCU_LB_MISREL1)
 Base + 0x00C8 (STCU_LB_MISREL2) Access: User read-only




Figure 50-24. STCU LBIST MISR Expected Low Register n (STCU_LB_MISREL n)

Table 50-22. STCU_LB_MISREL n field descriptions

Field	Description
MISREL	MISR Expected low part. Defines the low word of the Expected MISR.

50.4.3.21 STCU LBIST MISR Expected High Register n (STCU_LB_MISREH n)

The STCU_LB_MISREH n registers define the MSB part of the expected MISR of each LBIST.

Address: Base + 0x008C (STCU_LB_MISREH0)
 Base + 0x00AC (STCU_LB_MISREH1)
 Base + 0x00CC (STCU_LB_MISREH2) Access: User read-only




Figure 50-25. STCU LBIST MISR Expected High Register n (STCU_LB_MISREH n)

Table 50-23. STCU_LB_MISREH n field descriptions

Field	Description
MISREH	MISR Expected high part. Defines the high word of the Expected MISR.

50.4.3.22 STCU LBIST MISR Read Low Register n (STCU_LB_MISRRL n)

The STCU_LB_MISRRL n registers report the LSB part of the MISR obtained at the end of each LBIST.

Address: Base + 0x0090 (STCU_LB_MISRRL0)
 Base + 0x00B0 (STCU_LB_MISRRL1)
 Base + 0x00D0 (STCU_LB_MISRRL2) Access: User read-only




Figure 50-26. STCU LBIST MISR Read Low Register n (STCU_LB_MISRRL n)

Table 50-24. STCU_LB_MISRRL n field descriptions

Field	Description
MISRRL	MISR Read low part. Contains the low word of the MISR obtained at the end of the LBIST.

50.4.3.23 STCU LBIST MISR Read High Register n (STCU_LB_MISRRLH n)

The STCU_LB_MISRRLH n registers report the MSB part of the MISR obtained at the end of each LBIST.

Address: Base + 0x0094 (STCU_LB_MISRRLH0)
 Base + 0x00B4 (STCU_LB_MISRRLH1)
 Base + 0x00D4 (STCU_LB_MISRRLH2) Access: User read-only




Figure 50-27. STCU LBIST MISR Read High Register n (STCU_LB_MISRRLH n)

Table 50-25. STCU_LB_MISRRLH field descriptions

Field	Description
MISRRLH	MISR Read high part. Contains the high word of the MISR obtained at the end of the LBIST.

50.4.3.24 STCU MBIST Control Register n (STCU_MB_CTRL n)

The STCU_MB_CTRL n registers define the control fields of each MBIST.




Figure 50-28. STCU MBIST Control Register n (STCU_MB_CTRL n)

NOTES:

¹ The k variable represents the repeated register blocks of the multiple MBISTs: k ranges from 0 up to 57. See [Table 50-1](#) for a complete list.

Table 50-26. STCU_MB_CTRL n field descriptions

Field	Description
CSM	Concurrent/sequential mode. 0 Sequential mode. 1 Concurrent mode.
PTR	Next LBIST or MBIST pointer. PTR defines the logical pointer to the next LBIST or MBIST to be scheduled. When the NIL pointer is encountered, the self-testing procedure is stopped when the current MBIST has been completed. 0 to 2: pointer to LBIST. 0x10 to 0x49: pointer to MBIST. Value is calculated as $[0x10 + (0x3A - 1)]$. 0x3A = total number of MBISTs (58) 0x7F: pointer to NIL. No BIST execution. Other values: invalid pointer → an error is set into the STCU_ERR register.
MB_TIME	Memory BIST Runtime. The time budget of the MBIST is evaluated applying the following equation: $MB_{cycles} = MBTIME \times GMBIST_{cycles}$ If the MBIST is not completed within the MB_TIME, the STCU_ERR[WDTO] bit is set.

50.5 LBIST partitioning

The LBIST partitioning scheme on this device is shown in [Table 50-27](#).

Table 50-27. IP to LBIST Partition and Lake Allocation

Assigned to Lake #	LBIST Partition	IP Module	Remark
0	0	Core_0	Includes Nexus, MMU, Cache Controller, Cache memory
0	0	XBAR_0	—
0	0	MPU_0	—
0	0	PBRIDGE_0	—
0	0	PBRIDGE_0 On-Platform Read Mux	—
0	0	PFLASHC_0	—
0	0	SRAMC_0	—
0	0	STM_0	—
0	0	SWT_0	—
0	0	INTC_0	—
0	0	ECSM_0	—
0	0	SEMA4_0	—
0	0	Cache Parity Propagation_0	—
0	0	SRAM Array (lower half)	—
0	0	SRAMC_0 Read Mux	—
0	0	NXSS_0	—
0	No LBIST Partition	LBIST Control [0]	—
0		MC_CGM [0]	—
1	1	Core_1	Includes Nexus, MMU, Cache Controller, Cache memory
1	1	XBAR_1	—
1	1	MPU_1	—
1	1	PBRIDGE_1	—
1	1	PBRIDGE_1 On-Platform Read Mux	—
1	1	PFLASHC_1	—
1	1	SRAMC_1	—
1	1	STM_1	—
1	1	SWT_1	—
1	1	INTC_1	—
1	1	ECSM_1	—
1	1	SEMA4_1	—
1	1	Cache Parity Propagation_1	—

Table 50-27. IP to LBIST Partition and Lake Allocation (continued)

Assigned to Lake #	LBIST Partition	IP Module	Remark
1	1	SRAM Array (upper half)	—
1	1	SRAMC_1 Read Mux	—
1	1	NXSS_1	—
1	No LBIST Partition	LBIST Control [1]	—
1		MC_CGM [1]	—
SoG	2	SSCM	Parts of the module not LBISTed as they are needed during LBIST execution.
SoG	2	PMU	Parts of the module not LBISTed as they are needed during LBIST execution.
SoG	2	MC_PCU	Parts of the module not LBISTed as they are needed during LBIST execution.
SoG	2	MC_CGM	Parts of the module not LBISTed as they are needed during LBIST execution.
SoG	2	SIUL	—
SoG	2	WakeUp	—
SoG	2	IOMUX	—
SoG	2	PTI	—
SoG	2	MC_ME	—
SoG	2	NPC	—
SoG	2	PIT	—
SoG	2	BAM IPI	IPS Interface (not the ROM itself)
SoG	2	LINFlex_x	—
SoG	2	FlexCAN_x	—
SoG	2	DSPI_x	—
SoG	2	FlexRay	—
SoG	2	eTimer_x	—
SoG	2	CTU_x	—
SoG	2	FlexPWM_x	—
SoG	2	ADC_x	—
SoG	2	IIC_x	—
SoG	2	EBI	—
SoG	2	PDI	—
SoG	2	Ethernet (FEC)	—
SoG	2	DRAMC	—

Table 50-27. IP to LBIST Partition and Lake Allocation (continued)

Assigned to Lake #	LBIST Partition	IP Module	Remark
SoG	2	FCCU	—
SoG	2	MACC	—
SoG	2	RCCU[x:0]_0 ¹	—
SoG	2	RCCU[x:0]_1 ¹	—
SoG	2	Flash Module(s)	—
SoG	2	PBRIDGE_0/1 Read Mux Off-Platform	—
SoG	2	TSENS	—
SoG	2	DMA_x	—
SoG	2	DMACHMUX_x	—
SoG	No LBIST Partition	MC_RGM	—
		MC_RSL	—
		JTAGC	—
		STCU	—
		TCU	—
		PADS	—
		LBIST Control [4]	—
		MC_CGM [4]	—

NOTES:

¹ Both sets of RCCUs (RCCU[6:0]_0 and RCCU[6:0]_1) are located in different physical regions of the die layout.

Chapter 51

System Timer Module (STM)

51.1 Introduction

51.1.1 Overview

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and four 32-bit compare channels with a separate interrupt source for each channel. The counter is driven by the system clock divided by an 8-bit prescale value (1 to 256).

51.1.2 Features

The STM has the following features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

51.1.3 Modes of operation

The STM supports two device modes of operation: normal and debug. When the STM is enabled in normal mode, its counter runs continuously. In debug mode, operation of the counter is controlled by the FRZ bit in the STM_CR register. If the FRZ bit is set, the counter is stopped in debug mode, otherwise it continues to run.

51.2 External signal description

The STM does not have any external interface signals.

51.3 Memory map and register description

The STM programming model has fourteen 32-bit registers. The STM registers can only be accessed using 32-bit (word) accesses. Attempted references using a different size or to a reserved address generates a bus error termination.

51.3.1 Memory map

Table 51-1. STM base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	STM_0	0xFFF3_C000
	STM_1	
Decoupled Parallel Mode (DPM)	STM_0	0xFFF3_C000 (same as LSM)
	STM_1	0x8FF3_C000

The STM memory map is shown in [Table 51-2](#).

Table 51-2. STM memory map

Offset from STM_BASE	Register	Access ¹	Reset Value ²	Location
0x0000	STM Control Register (STM_CR)	R/W	0x0000_0000	on page 51-3
0x0004	STM Counter Value (STM_CNT)	R/W	0x0000_0000	on page 51-3
0x0008–0x000C	Reserved			
0x0010	STM Channel 0 Control Register (STM_CCR0)	R/W	0x0000_0000	on page 51-4
0x0014	STM Channel 0 Interrupt Register (STM_CIR0)	R/W	0x0000_0000	on page 51-5
0x0018	STM Channel 0 Compare Register (STM_CMP0)	R/W	0x0000_0000	on page 51-5
0x001C	Reserved			
0x0020	STM Channel 1 Control Register (STM_CCR1)	R/W	0x0000_0000	on page 51-4
0x0024	STM Channel 1 Interrupt Register (STM_CIR1)	R/W	0x0000_0000	on page 51-5
0x0028	STM Channel 1 Compare Register (STM_CMP1)	R/W	0x0000_0000	on page 51-5
0x002C	Reserved			
0x0030	STM Channel 2 Control Register (STM_CCR2)	R/W	0x0000_0000	on page 51-4
0x0034	STM Channel 2 Interrupt Register (STM_CIR2)	R/W	0x0000_0000	on page 51-5
0x0038	STM Channel 2 Compare Register (STM_CMP2)	R/W	0x0000_0000	on page 51-5
0x003C	Reserved			
0x0040	STM Channel 3 Control Register (STM_CCR3)	R/W	0x0000_0000	on page 51-4
0x0044	STM Channel 3 Interrupt Register (STM_CIR3)	R/W	0x0000_0000	on page 51-5
0x0048	STM Channel 3 Compare Register (STM_CMP3)	R/W	0x0000_0000	on page 51-5
0x004C–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

51.3.2 Register descriptions

The following sections detail the individual registers within the STM programming model.

51.3.2.1 STM Control Register (STM_CR)

The STM Control Register (STM_CR) includes the prescale value, freeze control, and timer enable bits.

Address: Base + 0x0000												Access: User read/write				
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CPS								0	0	0	0	0	0	FRZ	TEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 51-1. STM Control Register (STM_CR)

Table 51-3. STM_CR field descriptions

Field	Description
CPS	Counter Prescaler. Selects the clock divide value for the prescaler (1–256). 00 Divide system clock by 1 01 Divide system clock by 2 ... FF Divide system clock by 256
FRZ	Freeze. Allows the timer counter to be stopped when the device enters debug mode. 0 STM counter continues to run in debug mode. 1 STM counter is stopped in debug mode.
TEN	Timer Counter Enabled. 0 Counter is disabled. 1 Counter is enabled.

51.3.2.2 STM Count Register (STM_CNT)

The STM Count Register (STM_CNT) holds the timer count value.

Address: Base + 0x0004

Access: User read/write




Figure 51-2. STM Count Register (STM_CNT)

Table 51-4. STM_CNT field descriptions

Field	Description
CNT	Timer count value used as the time base for all channels. When enabled, the counter increments at the rate of the system clock divided by the prescale value.

51.3.2.3 STM Channel Control Register *n* (STM_CCR*n*)

The STM Channel Control Register *n* (STM_CCR*n*) has the enable bit for channel *n* of the timer.

Address: Base + 0x0010 (STM_CCR0)

Base + 0x0030 (STM_CCR2)

Base + 0x0020 (STM_CCR1)

Base + 0x0040 (STM_CCR3)

Access: Read/Write




Figure 51-3. STM Channel Control Register *n* (STM_CCR*n*)

Table 51-5. STM_CCR*n* field descriptions

Field	Description
CEN	Channel Enable. 0 The channel is disabled. 1 The channel is enabled.

51.3.2.4 STM Channel Interrupt Register n (STM_CIR n)

The STM Channel Interrupt Register n (STM_CIR n) has the interrupt flag for channel n of the timer.

Address: Base + 0x0014 (STM_CIR0) Base + 0x0034 (STM_CIR2)
 Base + 0x0024 (STM_CIR1) Base + 0x0044 (STM_CIR3) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 51-4. STM Channel Interrupt Register n (STM_CIR n)

Table 51-6. STM_CIR n field descriptions

Field	Description
CIF	Channel Interrupt Flag 0 No interrupt request. 1 Interrupt request due to a match on the channel.

51.3.2.5 STM Channel Compare Register n (STM_CMP n)

The STM channel compare register n (STM_CMP n) holds the compare value for channel n .

Address: Base + 0x0014 (STM_CMP0) Base + 0x0034 (STM_CMP2)
 Base + 0x0024 (STM_CMP1) Base + 0x0044 (STM_CMP3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CMP															
W	CMP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CMP															
W	CMP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 51-5. STM Channel Compare Register n (STM_CMP n)

Table 51-7. STM_CMP n field descriptions

Field	Description
CMP	Compare value for channel n . If the STM_CCR n [CEN] bit is set and the STM_CMP n register matches the STM_CNT register, a channel interrupt request is generated and the STM_CIR n [CIF] bit is set.

51.4 Functional description

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and four 32-bit compare channels with a separate interrupt source for each channel.

The STM has one 32-bit up counter (STM_CNT) that is used as the time base for all channels. When enabled, the counter increments at the system clock frequency divided by a prescale value. The STM_CR[CPS] field sets the divider to any value in the range from 1 to 256. The counter is enabled with the STM_CR[TEN] bit. When enabled in normal mode the counter continuously increments. When enabled in debug mode the counter operation is controlled by the STM_CR[FRZ] bit. When the STM_CR[FRZ] bit is set, the counter is stopped in debug mode, otherwise it continues to run in debug mode. The counter rolls over at 0xFFFF_FFFF to 0x0000_0000 with no restrictions at this boundary.

The STM has four identical compare channels. Each channel includes a channel control register (STM_CCR n), a channel interrupt register (STM_CIR n) and a channel compare register (STM_CMP n). The channel is enabled by setting the STM_CCR n [CEN] bit. When enabled, the channel sets the STM_CIR n [CIF] bit and generates an interrupt request when the channel compare register matches the timer counter. The interrupt request is cleared by writing a 1 to the STM_CIR n [CIF] bit. A write of 0 to the STM_CIR n [CIF] bit has no effect.

NOTE

The STM counter does not advance when the system clock is stopped.

Chapter 52

Software Watchdog Timer (SWT)

52.1 Introduction

52.1.1 Overview

The Software Watchdog Timer (SWT) is a peripheral module that can prevent system lockup in situations such as software getting trapped in a loop or if a bus transaction fails to terminate. When enabled, the SWT requires periodic execution of a watchdog servicing operation. The servicing operation resets the timer to a specified timeout period. If this servicing action does not occur before the timer expires, the SWT generates an interrupt or hardware reset. The SWT can be configured to generate a reset or interrupt on an initial timeout. A reset is always generated on a second consecutive timeout.

52.1.2 Features

The SWT has the following features:

- 32-bit timeout register to set the timeout period
- Programmable selection of system or oscillator clock for timer operation
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial timeout
- Programmable selection of fixed or keyed servicing
- Master access protection
- Hard and soft configuration lock bits

52.1.3 Modes of operation

The SWT supports three device modes of operation: normal, debug, and stop. When the SWT is enabled in normal mode, its counter runs continuously. In debug mode, operation of the counter is controlled by the FRZ bit in the SWT_CR. If the FRZ bit is set, the counter is stopped in debug mode — otherwise it continues to run. In stop mode, operation of the counter is controlled by the STP bit in the SWT_CR. If the STP bit is set, the counter is stopped in stop mode — otherwise it continues to run.

52.2 External signal description

The SWT module does not have any external interface signals.

52.3 Memory map and register description

The SWT programming model has seven 32-bit registers. The programming model can only be accessed using 32-bit (word) accesses. References using a different size are invalid. Other types of invalid accesses include: writes to read-only registers, incorrect values written to the service register when enabled, accesses to reserved addresses, and accesses by masters without permission. If the RIA bit in the SWT_CR

is set, the SWT generates a system reset on an invalid access. Otherwise, a bus error is generated. If either the HLK or SLK bits in the SWT_CR are set, then the SWT_CR, SWT_TO, SWT_WN, and SWT_SK registers are read-only.

52.3.1 Memory map

The SWT memory map is shown in [Table 52-2](#).

Table 52-1. SWT module base addresses

Mode	Module	Module base address
Lock Step Mode (LSM)	SWT_0	0xFFF3_8000
	SWT_1	
Decoupled Parallel Mode (DPM)	SWT_0	0xFFF3_8000 (same as LSM)
	SWT_1	0x8FF3_8000

Table 52-2. SWT memory map

Offset from SWT_BASE	Register	Access ¹	Reset Value	Location
0x0000	SWT Control Register (SWT_CR)	R/W	0xFF00_011B	on page 52-2
0x0004	SWT Interrupt Register (SWT_IR)	R/W	0x0000_0000	on page 52-4
0x0008	SWT timeout Register (SWT_TO)	R/W	0x0003_FDE0	on page 52-4
0x000C	SWT Window Register (SWT_WN)	R/W	0x0000_0000	on page 52-5
0x0010	SWT Service Register (SWT_SR)	W	0x0000_0000	on page 52-6
0x0014	SWT Counter Output Register (SWT_CO)	R	0x0000_0000	on page 52-6
0x0018	SWT Service Key Register (SWT_SK)	W	0x0000_0000	on page 52-7
0x001C–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

52.3.2 Register descriptions

The following sections detail the individual registers within the SWT programming model.

52.3.2.1 SWT Control Register (SWT_CR)

The SWT_CR contains fields for configuring and controlling the SWT. SWT_CR[WEN] remains set during single-chip boot. For serial boot, the BAM disables the SWT. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MAP	MAP	MAP	MAP	MAP	MAP	MAP	MAP	0	0	0	0	0	0	0	0
W	0	1	2	3	4	5	6	7								
Reset	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	KEY	RIA	WND	ITR	HLK	SLK	CSL	STP	FRZ	WEN
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	1	1	0	1	1

Figure 52-1. SWT Control Register (SWT_CR)

Table 52-3. SWT_CR field descriptions

Field	Description
MAP n	Master Access Protection for XBAR Master n . 0 Access for the master is not enabled. 1 Access for the master is enabled.
KEY	Keyed Service Mode. 0 Fixed Service Sequence. The fixed sequence 0xC520 0xD928 is used to service the watchdog. 1 Keyed Service Mode. Two pseudorandom key values are used to service the watchdog.
RIA	Reset on Invalid Access. If the RIA bit is set, the SWT generates a system reset on an invalid access. Otherwise, a bus error is generated. 0 Invalid access to the SWT generates a bus error. 1 Invalid access to the SWT causes a system reset if WEN = 1.
WND	Window Mode. 0 Regular mode. Service sequence can be done at any time. 1 Windowed mode. The service sequence is only valid when the down counter is less than the value in the SWT_WN register.
ITR	Interrupt Then Reset. 0 Generate a reset on a timeout. 1 Generate an interrupt on an initial timeout, reset on a second consecutive timeout.
HLK	Hard Lock. This bit is only cleared at reset. 0 SWT_CR, SWT_TO, SWT_WN, and SWT_SK are read/write registers if SLK = 0. 1 SWT_CR, SWT_TO, SWT_WN, and SWT_SK are read-only registers.
SLK	Soft Lock. This bit is cleared by writing the unlock sequence to the service register. 0 SWT_CR, SWT_TO, SWT_WN, and SWT_SK are read/write registers if HLK = 0. 1 SWT_CR, SWT_TO, SWT_WN, and SWT_SK are read-only registers.
CSL	Clock Selection. Selects the clock that drives the internal timer. 0 System clock. 1 Oscillator clock.
STP	Stop Mode Control. Allows the watchdog timer to be stopped when the device enters stop mode. 0 SWT counter continues to run in stop mode. 1 SWT counter is stopped in stop mode.
FRZ	Debug Mode Control. Allows the watchdog timer to be stopped when the device enters debug mode. 0 SWT counter continues to run in debug mode. 1 SWT counter is stopped in debug mode.

Table 52-3. SWT_CR field descriptions (continued)

Field	Description
WEN	Watchdog Enabled. 0 SWT is disabled. 1 SWT is enabled.

52.3.2.2 SWT Interrupt Register (SWT_IR)

The SWT_IR contains the timeout interrupt flag.

Address: Base + 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 52-2. SWT Interrupt Register (SWT_IR)

Table 52-4. SWT_IR field descriptions

Field	Description
TIF	Timeout Interrupt Flag. The flag and interrupt are cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 No interrupt request. 1 Interrupt request due to an initial timeout.

52.3.2.3 SWT timeout Register (SWT_TO)

The SWT timeout (SWT_TO) register contains the 32-bit timeout period. This register is read-only if either the SWT_CR[HCLK] or SWT_CR[SLK] bits are set.

Address: Base + 0x0008

Access: User read/write




Figure 52-3. SWT timeout Register (SWT_TO)

Table 52-5. SWT_TO field descriptions

Field	Description
WTO	Watchdog timeout period in clock cycles. When the SWT is enabled or the service sequence is written, an internal 32-bit down counter is loaded with the value of WTO or 0x100, whichever is larger.

52.3.2.4 SWT Window Register (SWT_WN)

The SWT Window (SWT_WN) register contains the 32-bit window start value. This register is cleared on reset. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Address: Base + 0x000C

Access: User read/write




Figure 52-4. SWT Window Register (SWT_WN)

Table 52-6. SWT_WN field descriptions

Field	Description
WST	Window start value. When window mode is enabled, the service sequence can only be written when the internal down counter is less than this value.

52.3.2.5 SWT Service Register (SWT_SR)

The SWT timeout (SWT_SR) service register is the target for service operation writes used to reset the watchdog timer.

Address: Base + 0x0010 Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	WSC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 52-5. SWT Service Register (SWT_SR)

Table 52-7. SWT_SR field descriptions

Field	Description
WSC	Watchdog Service Code. This bitfield is used to service the watchdog and to clear the soft lock bit (SWT_CR[SLK]). If the SWT_CR[KEY] bit is set, two pseudorandom key values are written to service the watchdog — see Section 52.3.2.7, SWT Service Key Register (SWT_SK) , for details. Otherwise, the sequence 0xA602 followed by 0xB480 is written to the WSC field. To clear the soft lock bit (SWT_CR[SLK]), the value 0xC520 followed by 0xD928 is written to the WSC field.

52.3.2.6 SWT Counter Output Register (SWT_CO)

The SWT Counter Output (SWT_CO) register is a read-only register that shows the value of the internal down counter when the SWT is disabled.

Address: Base + 0x0014 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 52-6. SWT Counter Output Register (SWT_CO)

Table 52-8. SWT_CO field descriptions

Field	Description
CNT	Watchdog Count. When the watchdog is disabled (SWT_CR[WEN] = 0), this field shows the value of the internal down counter. When the watchdog is enabled, the value of this field is 0x0000_0000. Values in this field can lag behind the internal counter value for up to 6 system plus 8 counter clock cycles. Therefore, the value read from this field immediately after disabling the watchdog may be higher than the actual value of the internal counter.

52.3.2.7 SWT Service Key Register (SWT_SK)

The SWT Service Key (SWT_SK) register holds the previous (or initial) service key value. This register is read-only if either the SWT_CR[HCLK] or SWT_CR[SLK] bits are set.

Address: Base + 0x0018 Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	SK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 52-7. SWT Service Register (SWT_SR)

Table 52-9. SWT_SR field descriptions

Field	Description
SK	Service Key. This field is the previous (or initial) service key value used in keyed service mode. If SWT_CR[KEY] is set, the next key value to be written to the SWT_SR is $(17 \times SK + 3) \bmod 2^{16}$.

52.4 Functional description

The SWT is a 32-bit timer designed to enable the system to recover in situations such as software getting trapped in a loop or if a bus transaction fails to terminate. It includes a control register (SWT_CR), an interrupt register (SWT_IR), a timeout register (SWT_TO), a window register (SWT_WN), a service register (SWT_SR), a counter output register (SWT_CO), and a service key register (SWT_SK).

The SWT_CR includes bits to enable the timer, set configuration options, and lock configuration of the module. The watchdog is enabled by setting the SWT_CR[WEN] bit. The reset value of the SWT_CR[WEN] bit is device-specific. If the reset value of this bit is 1, the watchdog starts operation automatically after reset is released. Some devices can be configured to clear this bit automatically during the boot process.

The SWT_TO register holds the watchdog timeout period in clock cycles unless the value is less than 0x100, in which case the timeout period is set to 0x100. This timeout period is loaded into an internal 32-bit down counter when the SWT is enabled and each time a valid service operation is performed. The SWT_CR[CSL] bit selects which clock (system or oscillator) drives the down counter. The reset value of the SWT_TO register is 0x0003_FDE0.

The configuration of the SWT can be locked through use of either a soft lock or a hard lock. In either case, when they are locked, the SWT_CR, SWT_TO, SWT_WN and SWT_SK registers are read-only. The hard lock is enabled by setting the SWT_CR[HLK] bit, which can only be cleared by a reset. The soft lock is enabled by setting the SWT_CR[SLK] bit and is cleared by writing the unlock sequence to the service register. The unlock sequence is a write of 0xC520 followed by a write of 0xD928 to the SWT_SR[WSC] field. There is no timing requirement between the two writes. The unlock sequence logic ignores service sequence writes and recognizes the 0xC520 0xD928 sequence regardless of previous writes. The unlock sequence can be written at any time and does not require the SWT_CR[WEN] bit to be set.

When enabled, the SWT requires periodic execution of a servicing operation that consists of writing two values to the SWT_SR. Writing the proper sequence of values loads the internal down counter with the timeout period. There is no timing requirement between the two writes and the service sequence logic ignores unlock sequence writes. If the SWT_CR[KEY] bit is 0, the fixed sequence 0xC520 0xD928 is written to the SWT_SR[WSC] field to service the watchdog. If the SWT_CR[KEY] bit is set, then two pseudorandom keys are written to the SWT_SR[WSC] field to service the watchdog. The key values are determined by the pseudorandom key generator defined in [Equation 52-1](#). This algorithm generates a sequence of 2^{16} different key values before repeating. The state of the key generator is held in the SWT_SK register. For example, if SWT_SK[SK] is 0x0100 then the service sequence keys are 0x1103, 0x2136. In this mode, each time a valid key is written to the SWT_SR register, the SWT_SK register is updated. So, after servicing the watchdog by writing 0x1103 and then 0x2136 to the SWT_SR[WSC] field, SWT_SK[SK] is 0x2136 and the next key sequence is 0x3499 0x7E2C.

Eqn. 52-1

$$SK_{n+1} = (17 \times SK_n + 3) \bmod 2^{16}$$

Accesses to SWT registers occur with no peripheral bus wait states. (The peripheral bus bridge may add one or more system wait states.) However, due to synchronization logic in the SWT design, recognition of the service sequence or configuration changes may require up to three system plus seven counter clock cycles.

If window mode is enabled (SWT_CR[WND] bit is set), the service sequence must be performed in the last part of the timeout period defined by the window register. The window is open when the down counter is less than the value in the SWT_WN register. Outside of this window, service sequence writes are invalid accesses and generate a bus error or reset, depending on the value of the SWT_CR[RIA] bit. For example, if the SWT_TO register is set to 5000 and SWT_WN register is set to 1000, then the service sequence must be performed in the last 20% of the timeout period. There is a short lag in the time it takes for the window to open, due to synchronization logic in the watchdog design. This delay could be up to three system plus four counter clock cycles.

The interrupt then reset bit (SWT_CR[ITR]) controls the action taken when a timeout occurs. If the SWT_CR[ITR] bit is not set, a reset is generated immediately on a timeout. If the SWT_CR[ITR] bit is set, an initial timeout causes the SWT to generate an interrupt and load the down counter with the timeout period. If the service sequence is not written before the second consecutive timeout, the SWT generates a system reset. The interrupt is indicated by the timeout interrupt flag (SWT_IR[TIF]). The interrupt request is cleared by writing a one to the SWT_IR[TIF] bit.

The SWT_CO register shows the value of the down counter when the watchdog is disabled. When the watchdog is enabled, this register is cleared. The value shown in this register can lag behind the value in the internal counter for up to six system plus eight counter clock cycles.

The SWT_CO can be used during a software self-test of the SWT. For example, the SWT can be enabled and not serviced for a fixed period of time less than the timeout value. Then the SWT can be disabled (SWT_CR[WEN] cleared) and the value of the SWT_CO can be read to determine if the internal down counter is working properly.

Chapter 53

Temperature Sensor (TSENS)

53.1 Introduction

The Temperature Sensor (TSENS) module provides an analog voltage that is proportional to the internal temperature of the PXS30. This voltage can be sampled by the ADC and converted to an actual temperature by using factory-programmed calibration constants.

Figure 53-1 shows a block diagram of the TSENS module. The module operates on the principles of a basic silicon bandgap sensor that measures the difference in base-emitter voltages of multiple transistors, which can be related to the absolute temperature of the device.




Figure 53-1. TSENS block diagram

53.2 Features

The TSENS has the following features:

- Temperature monitoring range: -40 to 150 °C
- Sensitivity: Approximately 5.14 mV/°C

53.3 Signals

The TSENS does not use any input signals external to the device.

The TSENS outputs one analog signal, V_{TSENS} . Depending on the TSENS mode of operation, V_{TSENS} is proportional or inversely proportional to the device temperature. The V_{TSENS} signal is connected to ADC_0 Channel 15. See Chapter 11, Analog-to-Digital Converter (ADC), for more information on how ADC channels are connected to V_{TSENS} and to other modules.

53.4 Memory map and register description

This section provides a detailed description of all registers accessible in the TSENS module.

53.4.1 Memory map

The TSENS module has no memory-mapped configuration or status registers. However, data can be read from flash memory. See [Chapter 8, Flash Memory](#).

53.5 Modes of operation

The TSENS has two modes of operation:

- Proportional to absolute temperature (PTAT) — V_{TSENS} increases linearly with increasing temperature
- Complementary to absolute temperature (CTAT) — V_{TSENS} decreases linearly with increasing temperature

The mode of operation is controlled by the `CTR1[TSENSOR_SEL]` field in the ADC, as described in [Section 11.3.1.15, Conversion Timing Register 1 \(CTR1\)](#).

53.6 Obtaining the device temperature using TSENS

To obtain the device temperature using TSENS, do the following:

- Extract the necessary TSENS calibration constants from the PXS30 test flash memory (see [Section 53.6.1, TSENS calibration constants](#))
- Measure V_{TSENS} in PTAT and CTAT modes
- Calculate the device temperature using the equations in [Section 53.6.2, Equations for converting TSENS voltage to device temperature](#)

The need for the measurements in two different modes is driven by the fact that although the TSENS output is linear in either mode, the intercept of the V_{TSENS} -T plot varies significantly based on the ADC reference voltage. Performing the two measurements allows the resulting equations to be independent of this reference voltage.

53.6.1 TSENS calibration constants

The equations needed to convert V_{TSENS} to a device temperature depend on four calibration constants, as described in [Table 53-1](#). These constants are determined during factory testing of the PXS30 and stored in the PXS30 test flash memory.

Table 53-1. TSENS calibration constants

Constant	Test flash memory address	Description
P_1	0x0000	PTAT voltage (in V) measured at 150 °C
P_2	0x0002	PTAT voltage (in V) measured at 25 °C
C_1	0x0004	CTAT voltage (in V) measured at 150 °C
C_2	0x0008	CTAT voltage (in V) measured at 25 °C

53.6.2 Equations for converting TSENS voltage to device temperature

In the equations below:

- V_P is the V_{TSENS} output in PTAT mode in V
- V_C is the V_{TSENS} output in CTAT mode in V
- P_n and C_n are the calibration constants described in [Section 53.6.1, TSENS calibration constants](#)
- T is the device temperature in °C

First, calculate the constant factor K :

$$K = \frac{P_1 - P_2}{C_2 - C_1} \quad \text{Eqn. 53-1}$$

Next, calculate the bandgap voltage V_{BGAP} :

$$V_{BGAP} = V_P + K \cdot V_C \quad \text{Eqn. 53-2}$$

Next, calculate three ratios R as follows:

$$R_1 = \frac{P_1 - C_1}{V_{BGAP}} \quad \text{Eqn. 53-3}$$

$$R_2 = \frac{P_2 - C_2}{V_{BGAP}} \quad \text{Eqn. 53-4}$$

$$R = \frac{V_P - V_C}{V_{BGAP}} \quad \text{Eqn. 53-5}$$

Finally, calculate the device temperature:

$$T = 25 + \frac{125}{(R_1 - R_2) \cdot (R - R_2)} \quad \text{Eqn. 53-6}$$

Chapter 54

Wakeup Unit (WKPU)

54.1 Introduction

54.1.1 Overview

The WKPU supports one external source that can cause non-maskable interrupt requests or wakeup events. Figure 54-1 is a block diagram of the Wakeup Unit and its interfaces to other system components.




Figure 54-1. Wakeup Unit block diagram

54.1.2 Features

The Wakeup Unit supports these features:

Non-maskable interrupt support with:

- 1 NMI source
- 1 analog glitch filter
- Independent interrupt destination: non-maskable interrupt, critical interrupt, or machine check request
- Edge detection
- Configurable system wakeup triggering from NMI source

54.2 External signal description

The NMI input pin can be used as an external interrupt source in normal run mode or as a chip wakeup source during STOP0 mode.

NOTE

Be aware that the Wakeup pin is enabled in ALL modes. Therefore, the Wakeup pin should be correctly terminated to ensure minimal current consumption. If unused, the Wakeup signal input should be terminated by using an external pullup or pulldown.

54.3 Memory map and register description

This section provides a detailed description of all registers accessible in the WKPU module.

54.3.1 Memory map

Table 54-1 gives an overview on the WKPU registers implemented.

Table 54-1. WKPU memory map

Offset from WKPU_BASE (0xC3F9_4000)	Register	Access ¹	Reset Value ²	Location
0x0000	NMI Status Flag Register (NSR)	R/W	0x0000_0000	on page 54-2
0x0004–0x0007	Reserved			
0x0008	NMI Configuration Register (NCR)	R/W	0x0000_0000	on page 54-3
0x000C–0x3FFF	Reserved			

NOTES:

¹ In this column, R/W = Read/Write, R = Read-only, and W = Write-only.

² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.

NOTE

Reserved registers are read as 0. Writes have no effect. If bus aborts are enabled by software in the SSCM_ERROR register, accessing reserved registers causes bus aborts. A transfer error is issued when trying to access completely reserved register space.

54.3.1.1 NMI Status Flag Register (NSR)

The NMI Status Flag Register (NSR) holds the non-maskable interrupt status flags. This register supports 32-, 16-, and 8-bit accesses.

Address: Base + 0x0000

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NIF	NOVF	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	w1c	w1c														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 54-2. NMI Status Flag Register (NSR)

Table 54-2. NSR field descriptions

Field	Description
NIF	NMI Status Flag. This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (NREE or NFEE set), NIF causes an interrupt request. 0 No event has occurred on the pad. 1 An event as defined by NREE and NFEE has occurred.
NOVF	NMI Overrun Status Flag. This flag can be cleared only by writing a 1. Writing a 0 has no effect. It will be a copy of the current NIF value whenever a NMI event occurs, thereby indicating to the software that an NMI occurred while the last one was not yet serviced. If enabled (NREE or NFEE set), NOV F causes an interrupt request. 0 No overrun has occurred on the NMI pin. 1 An overrun has occurred on the NMI pin.

54.3.1.2 NMI Configuration Register (NCR)

The NMI Configuration Register (NCR) holds the configuration bits for the non-maskable interrupt settings. This register supports 32-, 16-, and 8-bit accesses.

Address: Base + 0x0008

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NLO	NDSS	NWR	0	NRE	NFE	NFE	0	0	0	0	0	0	0	0	
W	CK			E												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 54-3. NMI Configuration Register (NCR)

Table 54-3. NCR field descriptions

Field	Description
NLOCK	NMI Configuration Lock Register. Writing a 1 to this bit locks the configuration for the NMI until it is unlocked by a system reset. Writing a 0 has no effect.
NDSS	NMI Destination Source Select. 00 Non-maskable interrupt. 01 Critical interrupt. 10 Machine check request. 11 Reserved. No NMI, critical interrupt, or machine check request generated.
NWRE	NMI Wakeup Request Enable. 0 System wakeup requests from the corresponding NIF bit are disabled. 1 A set NIF bit or set NOVf bit causes a system wakeup request.
NREE	NMI Rising-edge Events Enable. 0 Rising-edge event is disabled. 1 Rising-edge event is enabled.
NFEE	NMI Falling-edge Events Enable. 0 Falling-edge event is disabled. 1 Falling-edge event is enabled.
NFE	NMI Filter Enable. Enable analog glitch filter on the NMI pad input. 0 Filter is disabled. 1 Filter is enabled.

NOTE

Writing a 0 to both NREE and NFEE disables the NMI functionality completely. No system wakeup or interrupt is generated on any pad activity.

54.4 Functional description

54.4.1 General

This section provides a complete functional description of the Wakeup Unit.

54.4.2 Non-Maskable Interrupts (NMI)

The Wakeup Unit supports one non-maskable interrupt (NMI).

The Wakeup Unit supports the generation of three types of interrupts for the NMI input pin to the PXS30 device. The Wakeup Unit supports capturing a second event before the interrupt is cleared, thus reducing the chance of losing an NMI event.

NMI passes through a bypassable analog glitch filter.

NOTE

Glitch filter control and pad configuration should be done while the NMI is disabled in order to avoid erroneous triggering by glitches caused by the configuration process itself.




Figure 54-4. NMI pad diagram

54.4.2.1 NMI management

The NMI can be enabled or disabled using the single NCR register laid out to contain all configuration bits for an NMI in a single byte (see [Figure 54-3](#)). A pad defined as an NMI can be configured by the user to recognize interrupts with an active rising edge, an active falling edge, or with both edges active. A setting of having both edge events disabled results in no interrupt being detected and should not be configured.

The active NMI edge is controlled by the user through the configuration of the NREE and NFEE bits.

NOTE

After reset, NREE and NFEE are set to 0. Therefore the NMI functionality is disabled after reset and must be enabled explicitly by software.

The NMI destination interrupt is controlled by the user through the configuration of the NDSS bits. See [Table 54-3](#) for details.

The NMI supports a status flag and an overrun flag located in the NSR register (see [Figure 54-2](#)). This register is a write-1-to-clear register type, preventing inadvertent overwriting of other flags in the same register. The status flag is set whenever an NMI event is detected. The overrun flag is set whenever an NMI event is detected and the status flag is set (i.e., has not yet been cleared).

NOTE

The overrun flag is cleared by writing a '1' to the appropriate overrun bit in the NSR register. If the status bit is cleared and the overrun bit is still set, the pending interrupt is not cleared.

Appendix A Memory Map

A.1 Introduction

This appendix lists the memory-mapped registers and addresses for the PXS30 microcontroller.

A.2 PXS30 register map

Table A-1 provides an index to the registers listed in Table A-2.

Table A-1. PXS30 module base addresses

Start Address	Size [KB]	Module Name	Mode ¹	Location in this Appendix
0x8FF0_0000	16	Peripheral Bridge (PBRIDGE_1)	DP	on page A-4
0x8FF0_4000	16	Crossbar Switch (XBAR_1)	DP	on page A-4
0x8FF0_8000	32	Reserved		
0x8FF1_0000	16	Memory Protection Unit (MPU_1)	DP	on page A-5
0x8FF1_4000	64	Reserved		
0x8FF2_4000	16	Semaphores (SEMA4_1)	DP	on page A-10
0x8FF2_8000	48	Reserved		
0x8FF3_8000	16	Software Watchdog (SWT_1)	DP	on page A-11
0x8FF3_C000	16	System Timer Module (STM_1)	DP	on page A-12
0x8FF4_0000	16	Error Correction Status Module (ECSM_1)	DP	on page A-12
0x8FF4_4000	16	Direct Memory Access Controller (DMA_1)	DP	on page A-13
0x8FF4_8000	16	Interrupt Controller (INTC_1)	DP	on page A-15
0x8FF4_C000	224	Reserved		
0xC3E4_0000	16	Parallel Digital Interface (PDI)	LS/DP	on page A-16
0xC3E4_4000	48	Reserved		
0xC3E5_0000	16	Analog to Digital Converter 2 (ADC_2)	LS/DP	on page A-17
0xC3E5_4000	16	Analog to Digital Converter 3 (ADC_3)	LS/DP	on page A-20
0xC3E5_8000	16	Reserved		
0xC3E5_C000	16	Cross Trigger Unit 1 (CTU_1)	LS/DP	on page A-23
0xC3E6_0000	16	Cyclic Redundancy Check Unit 1 (CRCU_1)	LS/DP	on page A-25
0xC3E6_4000	64	Reserved		
0xC3E7_4000	16	FlexPWM_2	LS/DP	on page A-26

Table A-1. PXS30 module base addresses (continued)

Start Address	Size [KB]	Module Name	Mode ¹	Location in this Appendix
0xC3E7_8000	32	Reserved		
0xC3F8_4000	16	External Bus Interface (EBI)	LS/DP	on page A-31
0xC3F8_8000	16	Code Flash 0 Configuration (CFLASH0)	LS/DP	on page A-31
0xC3F8_C000	16	Data Flash 0 Configuration (DFLASH0)	LS/DP	on page A-32
0xC3F9_0000	16	System Integration Unit Lite (SIUL)	LS/DP	on page A-33
0xC3F9_4000	16	WakeUp Unit (WKPU)	LS/DP	on page A-34
0xC3F9_8000	16	Multi-Port DDR DRAM Controller (MDDRC)	LS/DP	on page A-34
0xC3F9_C000	64	Reserved		
0xC3FD_8000	16	System Status and Configuration Module (SSCM)	LS/DP	on page A-38
0xC3FD_C000	16	Mode Entry Module (MC_ME)	LS/DP	on page A-39
0xC3FE_0000	16	Clock Generation Module (MC_CGM)	LS/DP	on page A-43
0xC3FE_4000	16	Reset Generation Module (MC_RGM)	LS/DP	on page A-43
0xC3FE_8000	16	Power Control Unit (MC_PCU)	LS/DP	on page A-44
0xC3FE_C000	16	Reserved		
0xC3FF_0000	16	Periodic Interrupt Timer (PIT)	LS/DP	on page A-44
0xC3FF_4000	16	Self-Test Control Unit (STCU)	LS/DP	on page A-45
0xC3FF_8000	288	Reserved		
0xFFE0_0000	16	Analog to Digital Converter 0 (ADC_0)	LS/DP	on page A-50
0xFFE0_4000	16	Analog to Digital Converter 1 (ADC_1)	LS/DP	on page A-53
0xFFE0_8000	16	Reserved		
0xFFE0_C000	16	Cross Triggering Unit (CTU_0)	LS/DP	on page A-56
0xFFE1_0000	32	Reserved		
0xFFE1_8000	16	eTimer_0	LS/DP	on page A-59
0xFFE1_C000	16	eTimer_1	LS/DP	on page A-62
0xFFE2_0000	16	eTimer_2	LS/DP	on page A-66
0xFFE2_4000	16	FlexPWM_0	LS/DP	on page A-69
0xFFE2_8000	16	FlexPWM_1	LS/DP	on page A-74
0xFFE2_C000	16	Reserved		
0xFFE3_0000	16	Inter-IC Bus Interface Controller 0 (I ² C0)	LS/DP	on page A-79
0xFFE3_4000	16	Inter-IC bus interface controller 1 (I ² C1)	LS/DP	on page A-79
0xFFE3_8000	16	Inter-IC bus interface controller 2 (I ² C2)	LS/DP	on page A-79

Table A-1. PXS30 module base addresses (continued)

Start Address	Size [KB]	Module Name	Mode ¹	Location in this Appendix
0xFFE2_C000	16	Reserved		
0xFFE4_0000	16	LINFlexD_0	LS/DP	on page A-80
0xFFE4_4000	16	LINFlexD_1	LS/DP	on page A-81
0xFFE4_8000	16	LINFlexD_2	LS/DP	on page A-82
0xFFE4_C000	16	LINFlexD_3	LS/DP	on page A-84
0xFFE5_0000	96	Reserved		
0xFFE6_8000	16	Cyclic Redundancy Check Unit 0 (CRCU_0)	LS/DP	on page A-85
0xFFE6_C000	16	Fault Collection and Control Unit (FCCU)	LS/DP	on page A-86
0xFFE7_0000	64	Reserved		
0xFFFF0_0000	16	PBRIDGE_0, PBRIDGE_1	LS	on page A-87
		PBRIDGE_0	DP	on page A-87
0xFFFF0_4000	16	XBAR_0, XBAR_1	LS	on page A-88
		XBAR_0	DP	on page A-87
0xFFFF1_4000	64	Reserved		
0xFFFF2_4000	16	Reserved	LS	—
		Semaphores (SEMA4_0)	DP	on page A-94
0xFFFF3_8000	16	Software Watchdog (SWT_0), Software Watchdog (SWT_1)	LS	on page A-95
		Software Watchdog (SWT_0)	DP	on page A-95
0xFFFF3_C000	16	System Timer Module (STM_0), System Timer Module (STM_1)	LS	on page A-95
		System Timer Module (STM_0)	DP	on page A-95
0xFFFF4_0000	16	Error Correction Status Module (ECSM_0), Error Correction Status Module (ECSM_1)	LS	on page A-96
		Error Correction Status Module (ECSM_0)	DP	on page A-96
0xFFFF4_4000	16	Direct Memory Access Controller (DMA_0), Direct Memory Access Controller (DMA_1)	LS	on page A-97
		Direct Memory Access Controller (DMA_0)	DP	on page A-97
0xFFFF4_8000	16	Interrupt Controller (INTC_0), Interrupt Controller (INTC_1)	LS	on page A-99
0xFFFF4_8000		Interrupt Controller (INTC_0)	DP	on page A-99
0xFFFF4_C000	16	FEC (Ethernet)	LS/DP	on page A-100
0xFFFF5_0000	16	Coherency Module (CU)	LS/DP	on page A-101
0xFFFF5_4000	224	Reserved		
0xFFFF9_0000	16	DSPI_0	LS/DP	on page A-105

Table A-1. PXS30 module base addresses (continued)

Start Address	Size [KB]	Module Name	Mode ¹	Location in this Appendix
0xFFFF9_4000	16	DSPI_1	LS/DP	on page A-107
0xFFFF9_8000	16	DSPI_2	LS/DP	on page A-108
0xFFFF9_C000	144	Reserved		
0xFFFFC_0000	16	FlexCAN 0 (CAN0)	LS/DP	on page A-109
0xFFFFC_4000	16	FlexCAN 1 (CAN1)	LS/DP	on page A-112
0xFFFFC_8000	16	FlexCAN 2 (CAN2)	LS/DP	on page A-112
0xFFFFC_C000	16	FlexCAN 3 (CAN3)	LS/DP	on page A-113
0xFFFFD_0000	48	Reserved		
0xFFFFD_C000	16	DMA Channel Multiplexer 0 (DMACHMUX_0), DMA Channel Multiplexer 1 (DMACHMUX_1)	LS	on page A-114
		DMA Channel Multiplexer 0 (DMACHMUX_0)	DP	on page A-114
0xFFFFE_0000	16	FlexRay Controller (FlexRay)	LS/DP	on page A-115
0xFFFFE_4000	96	Reserved		
0xFFFFF_C000	16	Boot Assist Module (BAM)	LS/DP	on page A-137

NOTES:

¹ LS = Lock Step Mode, DP = Decoupled Parallel Mode.

Table A-2 provides an index to the registers listed in the chapters of this manual.

Table A-2. PXS30 detailed register map

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x8FF0_0000 (DPM)	PBRIDGE_1 Chapter 10, Peripheral Bridge (PBRIDGE)			
0x0000–0x0007	Master Privilege Registers (MPROT _n) ⁴	R/W	— ⁵	on page 10-4
0x0008–0x001F	Reserved			
0x0020–0x003F	Peripheral Access Control Registers (PACR _n)	R/W	— ⁵	on page 10-5
0x0040–0x006F	Off-Platform Peripheral Access Control Registers (OPACR _n)	R/W	— ⁵	on page 10-7
0x0070–0x3FFF	Reserved			
0x8FF0_4000 (DPM)	XBAR_1 Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR)			
0x0000	Master Priority Register for Slave port 0 (MPR0)	R/W	0x7654_3210	on page 9-5
0x0004–0x000F	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0010	General Purpose Control Register for Slave port 0 (SGPCR0)	R/W	0x0000_0000	on page 9-6
0x0014–0x01FF	Reserved			
0x0200	Master Priority Register for Slave port 2 (MPR2)	R/W	0x7654_3210	on page 9-5
0x0204–0x020F	Reserved			
0x0210	General Purpose Control Register for Slave port 2 (SGPCR2)	R/W	0x0000_0000	on page 9-6
0x0214–0x02FF	Reserved			
0x0300	Master Priority Register for Slave port 3 (MPR3)	R/W	0x7654_3210	on page 9-5
0x0304–0x030F	Reserved			
0x0310	General Purpose Control Register for Slave port 3 (SGPCR3)	R/W	0x0000_0000	on page 9-6
0x0314–0x06FF	Reserved			
0x0700	Master Priority Register for Slave port 7 (MPR7)	R/W	0x7654_3210	on page 9-5
0x0704–0x070F	Reserved			
0x0710	General Purpose Control Register for Slave port 7 (SGPCR7)	R/W	0x0000_0000	on page 9-6
0x0714–0x3FFF	Reserved			
Reserved 0x8FF0_8000 — 0x8FF0_FFFF				
0x8FF1_0000 (DPM)	MPU_1 Chapter 38, Memory Protection Unit (MPU)			
0x0000	MPU Control/Error Status Register (MPU_CESR)	R/W	0x0080_3200	on page 38-10
0x0004–0x000F	Reserved			
0x0010	MPU Error Address Register, Slave Port 0 (MPU_EAR0)	R	0x0000_0000	on page 38-11
0x0014	MPU Error Detail Register, Slave Port 0 (MPU_EDR0)	R	0x0000_0000	on page 38-11
0x0018	MPU Error Address Register, Slave Port 1 (MPU_EAR1)	R	0x0000_0000	on page 38-11
0x001C	MPU Error Detail Register, Slave Port 1 (MPU_EDR1)	R	0x0000_0000	on page 38-11
0x0020	MPU Error Address Register, Slave Port 2 (MPU_EAR2)	R	0x0000_0000	on page 38-11
0x0024	MPU Error Detail Register, Slave Port 2 (MPU_EDR2)	R	0x0000_0000	on page 38-11

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0028–0x03FF	Reserved			
0x0400	MPU Region Descriptor 0 (MPU_RGD0) (128-bit area)			on page 38-13
0x0400	MPU Region Descriptor 0, Word 0 (MPU_RGD0.Word0)	R/W	0x0000_0000	on page 38-13
0x0404	MPU Region Descriptor 0, Word 1 (MPU_RGD0.Word1)	R/W	0xFFFF_FFFF	on page 38-14
0x0408	MPU Region Descriptor 0, Word 2 (MPU_RGD0.Word2)	R/W	0x0061_8600	on page 38-14
0x040C	MPU Region Descriptor 0, Word 3 (MPU_RGD0.Word3)	R/W	0x0000_0000	on page 38-17
0x0410	MPU Region Descriptor 1 (MPU_RGD1) (128-bit area)			on page 38-13
0x0410	MPU Region Descriptor 1, Word 0 (MPU_RGD1.Word0)	R/W	0x0000_0000	on page 38-13
0x0414	MPU Region Descriptor 1, Word 1 (MPU_RGD1.Word1)	R/W	0x0000_001F	on page 38-14
0x0418	MPU Region Descriptor 1, Word 2 (MPU_RGD1.Word2)	R/W	0x0000_0000	on page 38-14
0x041C	MPU Region Descriptor 1, Word 3 (MPU_RGD1.Word3)	R/W	0x0000_0000	on page 38-17
0x0420	MPU Region Descriptor 2 (MPU_RGD2) (128-bit area)			on page 38-13
0x0420	MPU Region Descriptor 2, Word 0 (MPU_RGD2.Word0)	R/W	0x0000_0000	on page 38-13
0x0424	MPU Region Descriptor 2, Word 1 (MPU_RGD2.Word1)	R/W	0x0000_001F	on page 38-14
0x0428	MPU Region Descriptor 20, Word 2 (MPU_RGD2.Word2)	R/W	0x0000_0000	on page 38-14
0x042C	MPU Region Descriptor 2, Word 3 (MPU_RGD2.Word3)	R/W	0x0000_0000	on page 38-17
0x0430	MPU Region Descriptor 3 (MPU_RGD3) (128-bit area)			on page 38-13
0x0430	MPU Region Descriptor 3, Word 0 (MPU_RGD3.Word0)	R/W	0x0000_0000	on page 38-13
0x0434	MPU Region Descriptor 3, Word 1 (MPU_RGD3.Word1)	R/W	0x0000_001F	on page 38-14
0x0438	MPU Region Descriptor 3, Word 2 (MPU_RGD3.Word2)	R/W	0x0000_0000	on page 38-14
0x043C	MPU Region Descriptor 3, Word 3 (MPU_RGD3.Word3)	R/W	0x0000_0000	on page 38-17
0x0440	MPU Region Descriptor 4 (MPU_RGD4) (128-bit area)			on page 38-13

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0440	MPU Region Descriptor 4, Word 0 (MPU_RGD4.Word0)	R/W	0x0000_0000	on page 38-13
0x0444	MPU Region Descriptor 4, Word 1 (MPU_RGD4.Word1)	R/W	0x0000_001F	on page 38-14
0x0448	MPU Region Descriptor 4, Word 2 (MPU_RGD4.Word2)	R/W	0x0000_0000	on page 38-14
0x044C	MPU Region Descriptor 4, Word 3 (MPU_RGD4.Word3)	R/W	0x0000_0000	on page 38-17
0x0450	MPU Region Descriptor 5 (MPU_RGD5) (128-bit area)			on page 38-13
0x0450	MPU Region Descriptor 5, Word 0 (MPU_RGD5.Word0)	R/W	0x0000_0000	on page 38-13
0x0454	MPU Region Descriptor 5, Word 1 (MPU_RGD5.Word1)	R/W	0x0000_001F	on page 38-14
0x0458	MPU Region Descriptor 5, Word 2 (MPU_RGD5.Word2)	R/W	0x0000_0000	on page 38-14
0x045C	MPU Region Descriptor 5, Word 3 (MPU_RGD5.Word3)	R/W	0x0000_0000	on page 38-17
0x0460	MPU Region Descriptor 6 (MPU_RGD6) (128-bit area)			on page 38-13
0x0460	MPU Region Descriptor 6, Word 0 (MPU_RGD6.Word0)	R/W	0x0000_0000	on page 38-13
0x0464	MPU Region Descriptor 6, Word 1 (MPU_RGD6.Word1)	R/W	0x0000_001F	on page 38-14
0x0468	MPU Region Descriptor 6, Word 2 (MPU_RGD6.Word2)	R/W	0x0000_0000	on page 38-14
0x046C	MPU Region Descriptor 6, Word 3 (MPU_RGD6.Word3)	R/W	0x0000_0000	on page 38-17
0x0470	MPU Region Descriptor 7 (MPU_RGD7) (128-bit area)			on page 38-13
0x0470	MPU Region Descriptor 7, Word 0 (MPU_RGD7.Word0)	R/W	0x0000_0000	on page 38-13
0x0474	MPU Region Descriptor 7, Word 1 (MPU_RGD7.Word1)	R/W	0x0000_001F	on page 38-14
0x0478	MPU Region Descriptor 7, Word 2 (MPU_RGD7.Word2)	R/W	0x0000_0000	on page 38-14
0x047C	MPU Region Descriptor 7, Word 3 (MPU_RGD7.Word3)	R/W	0x0000_0000	on page 38-17
0x0480	MPU Region Descriptor 8 (MPU_RGD8) (128-bit area)			on page 38-13
0x0480	MPU Region Descriptor 8, Word 0 (MPU_RGD8.Word0)	R/W	0x0000_0000	on page 38-13

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0484	MPU Region Descriptor 8, Word 1 (MPU_RGD8.Word1)	R/W	0x0000_001F	on page 38-14
0x0488	MPU Region Descriptor 8, Word 2 (MPU_RGD8.Word2)	R/W	0x0000_0000	on page 38-14
0x048C	MPU Region Descriptor 8, Word 3 (MPU_RGD8.Word3)	R/W	0x0000_0000	on page 38-17
0x0490	MPU Region Descriptor 9 (MPU_RGD9) (128-bit area)			on page 38-13
0x0490	MPU Region Descriptor 9, Word 0 (MPU_RGD9.Word0)	R/W	0x0000_0000	on page 38-13
0x0494	MPU Region Descriptor 9, Word 1 (MPU_RGD9.Word1)	R/W	0x0000_001F	on page 38-14
0x0498	MPU Region Descriptor 9, Word 2 (MPU_RGD9.Word2)	R/W	0x0000_0000	on page 38-14
C0x049	MPU Region Descriptor 9, Word 3 (MPU_RGD9.Word3)	R/W	0x0000_0000	on page 38-17
0x04A0	MPU Region Descriptor 10 (MPU_RGD10) (128-bit area)			on page 38-13
0x04A0	MPU Region Descriptor 10, Word 0 (MPU_RGD10.Word0)	R/W	0x0000_0000	on page 38-13
0x04A4	MPU Region Descriptor 10, Word 1 (MPU_RGD10.Word1)	R/W	0x0000_001F	on page 38-14
0x04A8	MPU Region Descriptor 10, Word 2 (MPU_RGD10.Word2)	R/W	0x0000_0000	on page 38-14
0x04AC	MPU Region Descriptor 10, Word 3 (MPU_RGD10.Word3)	R/W	0x0000_0000	on page 38-17
0x04B0	MPU Region Descriptor 11 (MPU_RGD11) (128-bit area)			on page 38-13
0x04B0	MPU Region Descriptor 11, Word 0 (MPU_RGD11.Word0)	R/W	0x0000_0000	on page 38-13
0x04B4	MPU Region Descriptor 11, Word 1 (MPU_RGD11.Word1)	R/W	0x0000_001F	on page 38-14
0x04B8	MPU Region Descriptor 11, Word 2 (MPU_RGD11.Word2)	R/W	0x0000_0000	on page 38-14
0x04BC	MPU Region Descriptor 11, Word 3 (MPU_RGD11.Word3)	R/W	0x0000_0000	on page 38-17
0x04C0	MPU Region Descriptor 12 (MPU_RGD12) (128-bit area)			on page 38-13
0x04C0	MPU Region Descriptor 12, Word 0 (MPU_RGD12.Word0)	R/W	0x0000_0000	on page 38-13
0x04C4	MPU Region Descriptor 12, Word 1 (MPU_RGD12.Word1)	R/W	0x0000_001F	on page 38-14

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x04C8	MPU Region Descriptor 12, Word 2 (MPU_RGD12.Word2)	R/W	0x0000_0000	on page 38-14
0x04CC	MPU Region Descriptor 12, Word 3 (MPU_RGD12.Word3)	R/W	0x0000_0000	on page 38-17
0x04D0	MPU Region Descriptor 13 (MPU_RGD13) (128-bit area)			on page 38-13
0x04D0	MPU Region Descriptor 13, Word 0 (MPU_RGD13.Word0)	R/W	0x0000_0000	on page 38-13
0x04D4	MPU Region Descriptor 13, Word 1 (MPU_RGD13.Word1)	R/W	0x0000_001F	on page 38-14
0x04D8	MPU Region Descriptor 13, Word 2 (MPU_RGD13.Word2)	R/W	0x0000_0000	on page 38-14
0x04DC	MPU Region Descriptor 13, Word 3 (MPU_RGD13.Word3)	R/W	0x0000_0000	on page 38-17
0x04E0	MPU Region Descriptor 14 (MPU_RGD14) (128-bit area)			on page 38-13
0x04E0	MPU Region Descriptor 14, Word 0 (MPU_RGD14.Word0)	R/W	0x0000_0000	on page 38-13
0x04E4	MPU Region Descriptor 14, Word 1 (MPU_RGD14.Word1)	R/W	0x0000_001F	on page 38-14
0x04E8	MPU Region Descriptor 14, Word 2 (MPU_RGD14.Word2)	R/W	0x0000_0000	on page 38-14
0x04EC	MPU Region Descriptor 14, Word 3 (MPU_RGD14.Word3)	R/W	0x0000_0000	on page 38-17
0x04F0	MPU Region Descriptor 15 (MPU_RGD15) (128-bit area)			on page 38-13
0x04F0	MPU Region Descriptor 15, Word 0 (MPU_RGD15.Word0)	R/W	0x0000_0000	on page 38-13
0x04F4	MPU Region Descriptor 15, Word 1 (MPU_RGD15.Word1)	R/W	0x0000_001F	on page 38-14
0x04F8	MPU Region Descriptor 15, Word 2 (MPU_RGD15.Word2)	R/W	0x0000_0000	on page 38-14
0x04FC	MPU Region Descriptor 15, Word 3 (MPU_RGD15.Word3)	R/W	0x0000_0000	on page 38-17
0x0500–0x07FF	Reserved			
0x0800	MPU RGD Alternate Access Control 0 (MPU_RGDAAC0)	R/W	0x0061_8600	on page 38-18
0x0804	MPU RGD Alternate Access Control 1 (MPU_RGDAAC1)	R/W	0x0000_0000	on page 38-18
0x0808	MPU RGD Alternate Access Control 2 (MPU_RGDAAC2)	R/W	0x0000_0000	on page 38-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x080C	MPU RGD Alternate Access Control 3 (MPU_RGDAAC3)	R/W	0x0000_0000	on page 38-18
0x0810	MPU RGD Alternate Access Control 4 (MPU_RGDAAC4)	R/W	0x0000_0000	on page 38-18
0x0814	MPU RGD Alternate Access Control 5 (MPU_RGDAAC5)	R/W	0x0000_0000	on page 38-18
0x0818	MPU RGD Alternate Access Control 6 (MPU_RGDAAC6)	R/W	0x0000_0000	on page 38-18
0x081C	MPU RGD Alternate Access Control 7 (MPU_RGDAAC7)	R/W	0x0000_0000	on page 38-18
0x0820	MPU RGD Alternate Access Control 8 (MPU_RGDAAC8)	R/W	0x0000_0000	on page 38-18
0x0824	MPU RGD Alternate Access Control 9 (MPU_RGDAAC9)	R/W	0x0000_0000	on page 38-18
0x0828	MPU RGD Alternate Access Control 10 (MPU_RGDAAC10)	R/W	0x0000_0000	on page 38-18
0x082C	MPU RGD Alternate Access Control 11 (MPU_RGDAAC11)	R/W	0x0000_0000	on page 38-18
0x0830	MPU RGD Alternate Access Control 12 (MPU_RGDAAC12)	R/W	0x0000_0000	on page 38-18
0x0834	MPU RGD Alternate Access Control 13 (MPU_RGDAAC13)	R/W	0x0000_0000	on page 38-18
0x0838	MPU RGD Alternate Access Control 14 (MPU_RGDAAC14)	R/W	0x0000_0000	on page 38-18
0x083C	MPU RGD Alternate Access Control 15 (MPU_RGDAAC15)	R/W	0x0000_0000	on page 38-18
0x0840–0x3FFF	Reserved			
Reserved 0x8FF1_4000 — 0x8FF3_FFFF				
0x8FF2_4000 (DPM)	SEMA4_1 Chapter 47, Semaphore Unit (SEMA4)			
0x0000	Semaphores gate 0 (SEMA4_Gate00)	R/W	0x00	on page 47-5
0x0001	Semaphores gate 1 (SEMA4_Gate01)	R/W	0x00	on page 47-5
0x0002	Semaphores gate 2 (SEMA4_Gate02)	R/W	0x00	on page 47-5
0x0003	Semaphores gate 3 (SEMA4_Gate03)	R/W	0x00	on page 47-5
0x0004	Semaphores gate 4 (SEMA4_Gate04)	R/W	0x00	on page 47-5
0x0005	Semaphores gate 5 (SEMA4_Gate05)	R/W	0x00	on page 47-5

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0006	Semaphores gate 6 (SEMA4_Gate06)	R/W	0x00	on page 47-5
0x0007	Semaphores gate 7 (SEMA4_Gate07)	R/W	0x00	on page 47-5
0x0008	Semaphores gate 8 (SEMA4_Gate08)	R/W	0x00	on page 47-5
0x0009	Semaphores gate 9 (SEMA4_Gate09)	R/W	0x00	on page 47-5
0x000A	Semaphores gate 10 (SEMA4_Gate10)	R/W	0x00	on page 47-5
0x000B	Semaphores gate 11 (SEMA4_Gate11)	R/W	0x00	on page 47-5
0x000C	Semaphores gate 12 (SEMA4_Gate12)	R/W	0x00	on page 47-5
0x000D	Semaphores gate 13 (SEMA4_Gate13)	R/W	0x00	on page 47-5
0x000E	Semaphores gate 14 (SEMA4_Gate14)	R/W	0x00	on page 47-5
0x000F	Semaphores gate 15 (SEMA4_Gate15)	R/W	0x00	on page 47-5
0x0010–0x003F	Reserved			
0x0040	Semaphores CP0 IRQ notification enable (SEMA4_CP0INE)	R/W	0x0000	on page 47-5
0x0042–0x0047	Reserved			
0x0048	Semaphores CP1 IRQ notification enable (SEMA4_CP1INE)	R/W	0x0000	on page 47-5
0x004A–0x007F	Reserved			
0x0080	Semaphores CP0 IRQ notification (SEMA4_CP0NTF)	R	0x0000	on page 47-6
0x0082–0x0087	Reserved			
0x0088	Semaphores CP1 IRQ notification (SEMA4_CP1NTF)	R	0x0000	on page 47-5
0x008A–0x00FF	Reserved			
0x0100	Semaphores reset gate (SEMA4_RSTGT)	R/W	0x0000	on page 47-7
0x0102	Reserved			
0x0104	Semaphores reset IRQ notification (SEMA4_RSTNTF)	R/W	0x0000	on page 47-8
0x0106–0x3FFF	Reserved			
Reserved 0x8FF2_4000 — 0x8FF3_7FFF				
0x8FF3_8000 (DPM)	SWT_1 Chapter 52, Software Watchdog Timer (SWT)			
0x0000	SWT Control Register (SWT_CR)	R/W	0xFF00_011B	on page 52-2
0x0004	SWT Interrupt Register (SWT_IR)	R/W	0x0000_0000	on page 52-4

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0008	SWT Time-out Register (SWT_TO)	R/W	0x0003_FDE0	on page 52-4
0x000C	SWT Window Register (SWT_WN)	R/W	0x0000_0000	on page 52-5
0x0010	SWT Service Register (SWT_SR)	W	0x0000_0000	on page 52-6
0x0014	SWT Counter Output Register (SWT_CO)	R	0x0000_0000	on page 52-6
0x0018	SWT Service Key Register (SWT_SK)	W	0x0000_0000	on page 52-7
0x001C–0x3FFF	Reserved			
0x8FF3_C000 (DPM)	STM_1 Chapter 51, System Timer Module (STM)			
0x0000	STM Control Register (STM_CR)	R/W	0x0000_0000	on page 51-3
0x0004	STM Counter Value (STM_CNT)	R/W	0x0000_0000	on page 51-3
0x0008–0x000C	Reserved			
0x0010	STM Channel 0 Control Register (STM_CCR0)	R/W	0x0000_0000	on page 51-4
0x0014	STM Channel 0 Interrupt Register (STM_CIR0)	R/W	0x0000_0000	on page 51-5
0x0018	STM Channel 0 Compare Register (STM_CMP0)	R/W	0x0000_0000	on page 51-5
0x001C	Reserved			
0x0020	STM Channel 1 Control Register (STM_CCR1)	R/W	0x0000_0000	on page 51-4
0x0024	STM Channel 1 Interrupt Register (STM_CIR1)	R/W	0x0000_0000	on page 51-5
0x0028	STM Channel 1 Compare Register (STM_CMP1)	R/W	0x0000_0000	on page 51-5
0x002C	Reserved			
0x0030	STM Channel 2 Control Register (STM_CCR2)	R/W	0x0000_0000	on page 51-4
0x0034	STM Channel 2 Interrupt Register (STM_CIR2)	R/W	0x0000_0000	on page 51-5
0x0038	STM Channel 2 Compare Register (STM_CMP2)	R/W	0x0000_0000	on page 51-5
0x003C	Reserved			
0x0040	STM Channel 3 Control Register (STM_CCR3)	R/W	0x0000_0000	on page 51-4
0x0044	STM Channel 3 Interrupt Register (STM_CIR3)	R/W	0x0000_0000	on page 51-5
0x0048	STM Channel 3 Compare Register (STM_CMP3)	R/W	0x0000_0000	on page 51-5
0x004C–0x3FFF	Reserved			
0x8FF4_0000 (DPM)	ECSM_1 Chapter 23, Error Correction Status Module (ECSM)			
0x0000	Processor Core Type register (PCT)	R	0xE760	on page 23-4
0x0002	Revision register (REV)	R	— ⁵	on page 23-5
0x0004–0x0007	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0008	IPS Module Configuration (IMC)	R	0xC843_F800	on page 23-5
0x000C–0x000E	Reserved			
0x000F	Miscellaneous Reset Status Register (MRSR)	R	— ⁵	on page 23-6
0x0010–0x001E	Reserved			
0x001F	Miscellaneous Interrupt Register (MIR)	R/W	0x00	on page 23-7
0x0020	Reserved			
0x0024	Miscellaneous User-Defined Control Register (MUDCR)	R/W	0x4000_0000	on page 23-8
0x0028–0x0042	Reserved			
0x0043	ECC Configuration Register (ECR)	R/W	0x00	on page 23-10
0x0044–0x0046	Reserved			
0x0047	ECC Status Register (ESR)	R/W	0x00	on page 23-11
0x0048–0x0049	Reserved			
0x004A	ECC Error Generation Register (EEGR)	R/W	0x0000	on page 23-13
0x004C–0x004F	Reserved			
0x0050	Flash ECC Address Register (FEAR)	R	— ⁵	on page 23-16
0x0055	Reserved			
0x0056	Flash ECC Master Number Register (FEMR)	R	— ⁵	on page 23-17
0x0057	Flash ECC Attributes Register (FEAT)	R	— ⁵	on page 23-18
0x0058	Flash ECC Data Register High (FEDRH)	R	— ⁵	on page 23-19
0x005C	Flash ECC Data Register Low (FEDRL)	R	— ⁵	on page 23-19
0x0060	RAM ECC Address Register (REAR)	R	— ⁵	on page 23-20
0x0064	Reserved			
0x0065	RAM ECC Syndrome Register (RESR)	R	— ⁵	on page 23-20
0x0066	RAM ECC Master Number Register (REMR)	R	— ⁵	on page 23-22
0x0067	RAM ECC Attributes (REAT) register	R	— ⁵	on page 23-22
0x0068	RAM ECC Data Register High (REDRH)	R	— ⁵	on page 23-23
0x006C	RAM ECC Data Register Low (REDRL)	R	— ⁵	on page 23-23
0x0070–0x3FFF	Reserved			
0x8FF4_4000 (DPM)	DMA_1 Chapter 19, Enhanced Direct Memory Access (eDMA)			
0x0000	DMA Control Register (DMACR)	R/W	0x0000_0400	on page 19-12

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0004	DMA Error Status (DMAES)	R	0x0000_0000	on page 19-14
0x0008	Reserved			
0x000C	DMA Enable Request Low (DMAERQL, Channels 31–00)	R/W	0x0000_0000	on page 19-17
0x0010	Reserved			
0x0014	DMA Enable Error Interrupt Low (DMAEEIL, Channels 31–00)	R/W	0x0000_0000	on page 19-18
0x0018	DMA Set Enable Request (DMASERQ)	W	0x00	on page 19-19
0x0019	DMA Clear Enable Request (DMACERQ)	W	0x00	on page 19-19
0x001A	DMA Set Enable Error Interrupt (DMASEEI)	W	0x00	on page 19-20
0x001B	DMA Clear Enable Error Interrupt (DMACEEI)	W	0x00	on page 19-20
0x001C	DMA Clear Interrupt Request (DMACINT)	W	0x00	on page 19-21
0x001D	DMA Clear Error (DMACERR)	W	0x00	on page 19-22
0x001E	DMA Set Start Bit (DMASSRT)	W	0x00	on page 19-22
0x001F	DMA Clear Done Status Bit (DMACDNE)	W	0x00	on page 19-23
0x0020	Reserved			
0x0024	DMA Interrupt Request Low (DMAINTL, Channels 31–00)	R/W	0x0000_0000	on page 19-24
0x0028	Reserved			
0x002C	DMA Error Low (DMAERRL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0030	Reserved			
0x0034	DMA Hardware Request Status Low (DMAHRSL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0038	DMA General Purpose Output Register (DMAGPOR)	R/W	0x0000_0000	on page 19-26
0x003C–0x00FF	Reserved			
0x0100	DMA Channel 0 Priority (DCHPRI0)	R/W	0x00	on page 19-27
0x0101	DMA Channel 1 Priority (DCHPRI1)	R/W	0x01	on page 19-27
0x0102	DMA Channel 2 Priority (DCHPRI2)	R/W	0x02	on page 19-27
0x0103	DMA Channel 3 Priority (DCHPRI3)	R/W	0x03	on page 19-27
0x0104	DMA Channel 4 Priority (DCHPRI4)	R/W	0x04	on page 19-27
0x0105	DMA Channel 5 Priority (DCHPRI5)	R/W	0x05	on page 19-27
0x0106	DMA Channel 6 Priority (DCHPRI6)	R/W	0x06	on page 19-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0107	DMA Channel 7 Priority (DCHPRI7)	R/W	0x07	on page 19-27
0x0108	DMA Channel 8 Priority (DCHPRI8)	R/W	0x08	on page 19-27
0x0109	DMA Channel 9 Priority (DCHPRI9)	R/W	0x09	on page 19-27
0x010A	DMA Channel 10 Priority (DCHPRI10)	R/W	0x0A	on page 19-27
0x010B	DMA Channel 11 Priority (DCHPRI11)	R/W	0x0B	on page 19-27
0x010C	DMA Channel 12 Priority (DCHPRI12)	R/W	0x0C	on page 19-27
0x010D	DMA Channel 13 Priority (DCHPRI13)	R/W	0x0D	on page 19-27
0x010E	DMA Channel 14 Priority (DCHPRI14)	R/W	0x0E	on page 19-27
0x010F	DMA Channel 15 Priority (DCHPRI15)	R/W	0x0F	on page 19-27
0x0110	DMA Channel 16 Priority (DCHPRI16)	R/W	0x10	on page 19-27
0x0111	DMA Channel 17 Priority (DCHPRI17)	R/W	0x11	on page 19-27
0x0112	DMA Channel 18 Priority (DCHPRI18)	R/W	0x12	on page 19-27
0x0113	DMA Channel 19 Priority (DCHPRI19)	R/W	0x13	on page 19-27
0x0114	DMA Channel 20 Priority (DCHPRI20)	R/W	0x14	on page 19-27
0x0115	DMA Channel 21 Priority (DCHPRI21)	R/W	0x15	on page 19-27
0x0116	DMA Channel 22 Priority (DCHPRI22)	R/W	0x16	on page 19-27
0x0117	DMA Channel 23 Priority (DCHPRI23)	R/W	0x17	on page 19-27
0x0118	DMA Channel 24 Priority (DCHPRI24)	R/W	0x18	on page 19-27
0x0119	DMA Channel 25 Priority (DCHPRI25)	R/W	0x19	on page 19-27
0x011A	DMA Channel 26 Priority (DCHPRI26)	R/W	0x1A	on page 19-27
0x011B	DMA Channel 27 Priority (DCHPRI27)	R/W	0x1B	on page 19-27
0x011C	DMA Channel 28 Priority (DCHPRI28)	R/W	0x1C	on page 19-27
0x011D	DMA Channel 29 Priority (DCHPRI29)	R/W	0x1D	on page 19-27
0x011E	DMA Channel 30 Priority (DCHPRI30)	R/W	0x1E	on page 19-27
0x011F	DMA Channel 31 Priority (DCHPRI31)	R/W	0x1F	on page 19-27
0x0120–0x0FFF	Reserved			
0x1000–0x11FC	TCD00–TCD15	R/W	— ⁵	on page 19-28
0x1200–0x13FC	TCD16–TCD31	R/W	— ⁵	on page 19-28
0x1400–0x3FFF	Reserved			
0x8FF4_8000 (DPM)	INTC_1 Chapter 32, Interrupt Controller (INTC)			
0x0000	INTC Block Configuration Register (INTC_BCR)	R/W	0x0000_0000	on page 32-5

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0004	Reserved			
0x0008	INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)	R/W	0x0000_000F	on page 32-6
0x000C	Reserved			
0x0010	INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)	R/W	0x0000_0000	on page 32-7
0x0014	Reserved			
0x0018	INTC End Of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)	R	0x0000_0000	on page 32-8
0x001C	Reserved			
0x0020	INTC Software Set/Clear Interrupt Register 0–3 (INTC_SSCIR0_3)	R/W	0x0000_0000	on page 32-9
0x0024	INTC Software Set/Clear Interrupt Register 4–7 (INTC_SSCIR4_7)	R/W	0x0000_0000	on page 32-9
0x0028–0x003C	Reserved			
0x0040–0x0190 ⁶	INTC_PSR0_3—INTC priority select register 0 – 3 to INTC_PSR336 — INTC priority select register 336 ⁷	R/W	0x0000_0000	on page 32-10
0x0194–0x3FFF	Reserved			
Reserved 0x8FF4_C000 — 0xC3E3_FFFF				
0xC3E4_0000 (LSM/DPM)	PDI_1 Chapter 41, Parallel Digital Interface (PDI)			
0x0000	PDI Module Configuration Register (PDIMCR)	R/W	0x0000_1004	on page 41-7
0x0004	PDI ADC Configuration Register (PDIADCCR)	R/W	0x0000_0000	on page 41-9
0x0008	PDI Status Register (PDISR)	R/W	0x4000_0000	on page 41-10
0x000C	PDI Interrupt Enable (PDIINTER)	R/W	0x0000_0000	on page 41-12
0x0010	PDI Active Frame Origin Register (PDIAFOR)	R/W	0x0000_0000	on page 41-13
0x0014	PDI Active Frame Size Register (PDIAFSR)	R/W	0x0000_0000	on page 41-14
0x0018	PDI DMA Base Address Register (PDIDMABAR)	R/W	0x0000_0000	on page 41-15
0x001C	PDI DMA Address Status Register (PDIDMAASR)	R	0x0000_0000	on page 41-16
0x0020	PDI DMA Size (PDIDMASR)	R/W	0x0000_0000	on page 41-16
0x0024	PDI Test 1 Register (PDIT1R)	R/W	0x0000_0000	on page 41-17
0x0028	PDI Test 2 Register (PDIT2R)	R/W	0x0000_0000	on page 41-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x002C–0x3FFF	Reserved			
Reserved 0xC3E4_4000 — 0xC3E4_FFFF				
0xC3E5_0000 (LSM/DPM)	ADC_2 Chapter 11, Analog-to-Digital Converter (ADC)			
0x0000	Main Configuration Register (MCR)	R/W	0x0000_0001	on page 11-8
0x0004	Main Status Register (MSR)	R	0x0000_0001	on page 11-10
0x0008–0x000F	Reserved			
0x0010	Interrupt Status Register (ISR)	R/W	0x0000_0000	on page 11-11
0x0014	Channel Pending Register 0 (CEOCFR0)	R/W	0x0000_0000	on page 11-12
0x0018–0x001F	Reserved			
0x0020	Interrupt Mask Register (IMR)	R/W	0x0000_0000	on page 11-12
0x0024	Channel Interrupt Mask Register 0 (CIMR0)	R/W	0x0000_0000	on page 11-13
0x0028–0x002F	Reserved			
0x0030	Watchdog Threshold Interrupt Register (WTISR)	R/W	0x0000_0000	on page 11-14
0x0034	Watchdog Threshold Interrupt Mask Reg (WTIMR)	R/W	0x0000_0000	on page 11-14
0x0038–0x003F	Reserved			
0x0040	DMA Enable Register (DMAE)	R/W	0x0000_0000	on page 11-15
0x0044	DMA Channel Select Register 0 (DMAR0)	R/W	0x0000_0000	on page 11-15
0x0048–0x005F	Reserved			
0x0060	Threshold Register 0 (THRHLR0)	R/W	0x0FFF_0000	on page 11-16
0x0064	Threshold Register 1 (THRHLR1)	R/W	0x0FFF_0000	on page 11-16
0x0068	Threshold Register 2 (THRHLR2)	R/W	0x0FFF_0000	on page 11-16
0x006C	Threshold Register 3 (THRHLR3)	R/W	0x0FFF_0000	on page 11-16
0x0070–0x007F	Reserved			
0x0080	Presampling Control Register (PSCR)	R/W	0x0000_0000	on page 11-17
0x0084	Presampling Register 0 (PSR0)	R/W	0x0000_0000	on page 11-18
0x0088–0x0093	Reserved			
0x0094	Conversion Timing Register 0 (CTR0)	R/W	0x0000_0203	on page 11-18
0x0098	Conversion Timing Register 1 (CTR1)	R/W	0x0000_0203	on page 11-20
0x009C–0x00A3	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00A4	Normal Conversion Mask Register 0 (NCMR0)	R/W	0x0000_0000	on page 11-20
0x00A8–0x00B3	Reserved			
0x00B4	Injected Conversion Mask Register 0 (JCMR0)	R/W	0x0000_0000	on page 11-21
0x00B8–0x00C7	Reserved			
0x00C8	Power-down Exit Delay Register (PDEDR)	R/W	0x0000_0000	on page 11-22
0x00CC–0x00FF	Reserved			
0x0100	Channel 0 Data Register (CDR0)	R/W	0x0000_0000	on page 11-22
0x0104	Channel 1 Data Register (CDR1)	R/W	0x0000_0000	on page 11-22
0x0108	Channel 2 Data Register (CDR2)	R/W	0x0000_0000	on page 11-22
0x010C	Channel 3 Data Register (CDR3)	R/W	0x0000_0000	on page 11-22
0x0110	Channel 4 Data Register (CDR4)	R/W	0x0000_0000	on page 11-22
0x0114	Channel 5 Data Register (CDR5)	R/W	0x0000_0000	on page 11-22
0x0118	Channel 6 Data Register (CDR6)	R/W	0x0000_0000	on page 11-22
0x011C	Channel 7 Data Register (CDR7)	R/W	0x0000_0000	on page 11-22
0x0120	Channel 8 Data Register (CDR8)	R/W	0x0000_0000	on page 11-22
0x0124	Channel 9 Data Register (CDR9)	R/W	0x0000_0000	on page 11-22
0x0128	Channel 10 Data Register (CDR10)	R/W	0x0000_0000	on page 11-22
0x012C	Channel 11 Data Register (CDR11)	R/W	0x0000_0000	on page 11-22
0x0130	Channel 12 Data Register (CDR12)	R/W	0x0000_0000	on page 11-22
0x0134	Channel 13 Data Register (CDR13)	R/W	0x0000_0000	on page 11-22
0x0138	Channel 14 Data Register (CDR14)	R/W	0x0000_0000	on page 11-22
0x013C	Channel 15 Data Register (CDR15)	R/W	0x0000_0000	on page 11-22
0x0140–0x027F	Reserved			
0x0280	Threshold Register 4 (THRHLR4)	R/W	0x0FFF_0000	on page 11-16
0x0284	Threshold Register 5 (THRHLR5)	R/W	0x0FFF_0000	on page 11-16
0x0288	Threshold Register 6 (THRHLR6)	R/W	0x0FFF_0000	on page 11-16
0x028C	Threshold Register 7 (THRHLR7)	R/W	0x0FFF_0000	on page 11-16
0x0290	Threshold Register 8 (THRHLR8)	R/W	0x0FFF_0000	on page 11-16
0x0294	Threshold Register 9 (THRHLR9)	R/W	0x0FFF_0000	on page 11-16
0x0298	Threshold Register 10 (THRHLR10)	R/W	0x0FFF_0000	on page 11-16
0x029C	Threshold Register 11 (THRHLR11)	R/W	0x0FFF_0000	on page 11-16

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x02A0	Threshold Register 12 (THRHLR12)	R/W	0x0FFF_0000	on page 11-16
0x02A4	Threshold Register 13 (THRHLR13)	R/W	0x0FFF_0000	on page 11-16
0x02A8	Threshold Register 14 (THRHLR14)	R/W	0x0FFF_0000	on page 11-16
0x02AC	Threshold Register 15 (THRHLR15)	R/W	0x0FFF_0000	on page 11-16
0x02B0	Channel Watchdog Selection Register 0 (CWSEL0)	R/W	0x0000_0000	on page 11-23
0x02B4	Channel Watchdog Selection Register 1 (CWSEL1)	R/W	0x0000_0000	on page 11-23
0x02B8–0x02DF	Reserved			
0x02E0	Channel Watchdog Enable Register 0 (CWENR0)	R/W	0x0000_0000	on page 11-24
0x02E4–0x02EF	Reserved			
0x02F0	Analog Watchdog Out of Range Register 0 (AWORR0)	R/W	0x0000_0000	on page 11-25
0x02F4–0x033F	Reserved			
0x0340	Self-Test Configuration Register 1 (STCR1)	R/W	0x1818_2507	on page 11-25
0x0344	Self-Test Configuration Register 2 (STCR2)	R/W	0x0000_0005	on page 11-26
0x0348	Self-Test Configuration Register 3 (STCR3)	R/W	0x0000_0300	on page 11-28
0x034C	Self-Test Baud Rate Register (STBRR)	R/W	0x0005_0000	on page 11-29
0x0350	Self-Test Status Register 1 (STSR1)	R/W	0x0000_0000	on page 11-30
0x0354	Self-Test Status Register 2 (STSR2)	R	0x0000_0000	on page 11-32
0x03358	Self-Test Status Register 3 (STSR3)	R	0x0000_0000	on page 11-33
0x035C	Self-Test Status Register 4 (STSR4)	R	0x0000_0000	on page 11-34
0x0360–0x036F	Reserved			
0x0370	Self-Test Data Register 1 (STDR1)	R	0x0000_0000	on page 11-34
0x0374	Self-Test Data Register 2 (STDR2)	R	0x0000_0000	on page 11-35
0x0378–0x037F	Reserved			
0x0380	Self-Test Analog Watchdog Register 0 (STAW0R)	R/W	0x0727_04C5	on page 11-36
0x0384	Self-Test Analog Watchdog Register 1A (STAW1AR)	R/W	0x0003_0001	on page 11-36
0x0388	Self-Test Analog Watchdog Register 1B (STAW1BR)	R/W	0x03E8_0ED0	on page 11-37
0x038C	Self-Test Analog Watchdog Register 2 (STAW2R)	R/W	0x0000_0FF9	on page 11-37
0x0390	Self-Test Analog Watchdog Register 3 (STAW3R)	R/W	0x086D_0793	on page 11-38

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0394	Self-Test Analog Watchdog Register 4 (STAW4R)	R/W	0x0828_07D8	on page 11-39
0x0398	Self-Test Analog Watchdog Register 5 (STAW5R)	R/W	0x0010_0010	on page 11-40
0x039C–0x3FFF	Reserved			
0xC3E5_4000 (LSM/DPM)	ADC_3 Chapter 11, Analog-to-Digital Converter (ADC)			
0x0000	Main Configuration Register (MCR)	R/W	0x0000_0001	on page 11-8
0x0004	Main Status Register (MSR)	R	0x0000_0001	on page 11-10
0x0008–0x000F	Reserved			
0x0010	Interrupt Status Register (ISR)	R/W	0x0000_0000	on page 11-11
0x0014	Channel Pending Register 0 (CEOCFR0)	R/W	0x0000_0000	on page 11-12
0x0018–0x001F	Reserved			
0x0020	Interrupt Mask Register (IMR)	R/W	0x0000_0000	on page 11-12
0x0024	Channel Interrupt Mask Register 0 (CIMR0)	R/W	0x0000_0000	on page 11-13
0x0028–0x002F	Reserved			
0x0030	Watchdog Threshold Interrupt Register (WTISR)	R/W	0x0000_0000	on page 11-14
0x0034	Watchdog Threshold Interrupt Mask Reg (WTIMR)	R/W	0x0000_0000	on page 11-14
0x0038–0x003F	Reserved			
0x0040	DMA Enable Register (DMAE)	R/W	0x0000_0000	on page 11-15
0x0044	DMA Channel Select Register 0 (DMAR0)	R/W	0x0000_0000	on page 11-15
0x0048–0x005F	Reserved			
0x0060	Threshold Register 0 (THRHLR0)	R/W	0x0FFF_0000	on page 11-16
0x0064	Threshold Register 1 (THRHLR1)	R/W	0x0FFF_0000	on page 11-16
0x0068	Threshold Register 2 (THRHLR2)	R/W	0x0FFF_0000	on page 11-16
0x006C	Threshold Register 3 (THRHLR3)	R/W	0x0FFF_0000	on page 11-16
0x0070–0x007F	Reserved			
0x0080	Presampling Control Register (PSCR)	R/W	0x0000_0000	on page 11-17
0x0084	Presampling Register 0 (PSR0)	R/W	0x0000_0000	on page 11-18
0x0088–0x0093	Reserved			
0x0094	Conversion Timing Register 0 (CTR0)	R/W	0x0000_0203	on page 11-18
0x0098	Conversion Timing Register 1 (CTR1)	R/W	0x0000_0203	on page 11-20
0x009C–0x00A3	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00A4	Normal Conversion Mask Register 0 (NCMR0)	R/W	0x0000_0000	on page 11-20
0x00A8–0x00B3	Reserved			
0x00B4	Injected Conversion Mask Register 0 (JCMR0)	R/W	0x0000_0000	on page 11-21
0x00B8–0x00C7	Reserved			
0x00C8	Power-down Exit Delay Register (PDEDR)	R/W	0x0000_0000	on page 11-22
0x00CC–0x00FF	Reserved			
0x0100	Channel 0 Data Register (CDR0)	R/W	0x0000_0000	on page 11-22
0x0104	Channel 1 Data Register (CDR1)	R/W	0x0000_0000	on page 11-22
0x0108	Channel 2 Data Register (CDR2)	R/W	0x0000_0000	on page 11-22
0x010C	Channel 3 Data Register (CDR3)	R/W	0x0000_0000	on page 11-22
0x0110	Channel 4 Data Register (CDR4)	R/W	0x0000_0000	on page 11-22
0x0114	Channel 5 Data Register (CDR5)	R/W	0x0000_0000	on page 11-22
0x0118	Channel 6 Data Register (CDR6)	R/W	0x0000_0000	on page 11-22
0x011C	Channel 7 Data Register (CDR7)	R/W	0x0000_0000	on page 11-22
0x0120	Channel 8 Data Register (CDR8)	R/W	0x0000_0000	on page 11-22
0x0124	Channel 9 Data Register (CDR9)	R/W	0x0000_0000	on page 11-22
0x0128	Channel 10 Data Register (CDR10)	R/W	0x0000_0000	on page 11-22
0x012C	Channel 11 Data Register (CDR11)	R/W	0x0000_0000	on page 11-22
0x0130	Channel 12 Data Register (CDR12)	R/W	0x0000_0000	on page 11-22
0x0134	Channel 13 Data Register (CDR13)	R/W	0x0000_0000	on page 11-22
0x0138	Channel 14 Data Register (CDR14)	R/W	0x0000_0000	on page 11-22
0x013C	Channel 15 Data Register (CDR15)	R/W	0x0000_0000	on page 11-22
0x0140–0x027F	Reserved			
0x0280	Threshold Register 4 (THRHLR4)	R/W	0x0FFF_0000	on page 11-16
0x0284	Threshold Register 5 (THRHLR5)	R/W	0x0FFF_0000	on page 11-16
0x0288	Threshold Register 6 (THRHLR6)	R/W	0x0FFF_0000	on page 11-16
0x028C	Threshold Register 7 (THRHLR7)	R/W	0x0FFF_0000	on page 11-16
0x0290	Threshold Register 8 (THRHLR8)	R/W	0x0FFF_0000	on page 11-16
0x0294	Threshold Register 9 (THRHLR9)	R/W	0x0FFF_0000	on page 11-16
0x0298	Threshold Register 10 (THRHLR10)	R/W	0x0FFF_0000	on page 11-16
0x029C	Threshold Register 11 (THRHLR11)	R/W	0x0FFF_0000	on page 11-16

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x02A0	Threshold Register 12 (THRHLR12)	R/W	0x0FFF_0000	on page 11-16
0x02A4	Threshold Register 13 (THRHLR13)	R/W	0x0FFF_0000	on page 11-16
0x02A8	Threshold Register 14 (THRHLR14)	R/W	0x0FFF_0000	on page 11-16
0x02AC	Threshold Register 15 (THRHLR15)	R/W	0x0FFF_0000	on page 11-16
0x02B0	Channel Watchdog Selection Register 0 (CWSEL0)	R/W	0x0000_0000	on page 11-23
0x02B4	Channel Watchdog Selection Register 1 (CWSEL1)	R/W	0x0000_0000	on page 11-23
0x02B8–0x02DF	Reserved			
0x02E0	Channel Watchdog Enable Register 0 (CWENR0)	R/W	0x0000_0000	on page 11-24
0x02E4–0x02EF	Reserved			
0x02F0	Analog Watchdog Out of Range Register 0 (AWORR0)	R/W	0x0000_0000	on page 11-25
0x02F4–0x033F	Reserved			
0x0340	Self-Test Configuration Register 1 (STCR1)	R/W	0x1818_2507	on page 11-25
0x0344	Self-Test Configuration Register 2 (STCR2)	R/W	0x0000_0005	on page 11-26
0x0348	Self-Test Configuration Register 3 (STCR3)	R/W	0x0000_0300	on page 11-28
0x034C	Self-Test Baud Rate Register (STBRR)	R/W	0x0005_0000	on page 11-29
0x0350	Self-Test Status Register 1 (STSR1)	R/W	0x0000_0000	on page 11-30
0x0354	Self-Test Status Register 2 (STSR2)	R	0x0000_0000	on page 11-32
0x03358	Self-Test Status Register 3 (STSR3)	R	0x0000_0000	on page 11-33
0x035C	Self-Test Status Register 4 (STSR4)	R	0x0000_0000	on page 11-34
0x0360–0x036F	Reserved			
0x0370	Self-Test Data Register 1 (STDR1)	R	0x0000_0000	on page 11-34
0x0374	Self-Test Data Register 2 (STDR2)	R	0x0000_0000	on page 11-35
0x0378–0x037F	Reserved			
0x0380	Self-Test Analog Watchdog Register 0 (STAW0R)	R/W	0x0727_04C5	on page 11-36
0x0384	Self-Test Analog Watchdog Register 1A (STAW1AR)	R/W	0x0003_0001	on page 11-36
0x0388	Self-Test Analog Watchdog Register 1B (STAW1BR)	R/W	0x03E8_0ED0	on page 11-37
0x038C	Self-Test Analog Watchdog Register 2 (STAW2R)	R/W	0x0000_0FF9	on page 11-37
0x0390	Self-Test Analog Watchdog Register 3 (STAW3R)	R/W	0x086D_0793	on page 11-38

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0394	Self-Test Analog Watchdog Register 4 (STAW4R)	R/W	0x0828_07D8	on page 11-39
0x0398	Self-Test Analog Watchdog Register 5 (STAW5R)	R/W	0x0010_0010	on page 11-40
0x039C–0x3FFF	Reserved			
Reserved 0xC3E5_8000 —0xC3E5_BFFF				
0xC3E5_C000 (LSM/DPM)	CTU_1 Chapter 18, Cross-Triggering Unit (CTU)			
0x0000	Trigger Generator Sub Unit Input Selection Register (TGSISR)	R/W	0x0000_0000	on page 18-6
0x0004	Trigger Generator Sub Unit Control Register (TGSCR)	R/W	0x0000	on page 18-9
0x0006	Trigger 0 Compare Register (T0CR)	R/W	0x0000	on page 18-11
0x0008	Trigger 1 Compare Register (T1CR)	R/W	0x0000	on page 18-11
0x000A	Trigger 2 Compare Register (T2CR)	R/W	0x0000	on page 18-11
0x000C	Trigger 3 Compare Register (T3CR)	R/W	0x0000	on page 18-11
0x000E	Trigger 4 Compare Register (T4CR)	R/W	0x0000	on page 18-11
0x0010	Trigger 5 Compare Register (T5CR)	R/W	0x0000	on page 18-11
0x0012	Trigger 6 Compare Register (T6CR)	R/W	0x0000	on page 18-11
0x0014	Trigger 7 Compare Register (T7CR)	R/W	0x0000	on page 18-11
0x0016	TGS Counter Compare Register (TGSCCR)	R/W	0x0000	on page 18-11
0x0018	TGS Counter Reload Register (TGSCRR)	R/W	0x0000	on page 18-12
0x001A	Reserved			
0x001C	Commands List Control Register 1 (CLCR1)	R/W	0x0000_0000	on page 18-12
0x0020	Commands List Control Register 2 (CLCR2)	R/W	0x0000_0000	on page 18-13
0x0024	Trigger Handler Control Register 1 (THCR1)	R/W	0x0000_0000	on page 18-13
0x0028	Trigger Handler Control Register 2 (THCR2)	R/W	0x0000_0000	on page 18-16
0x002C	Commands List Register 1 (CLR1)	R/W	0x0000	on page 18-19
0x002E	Commands List Register 2 (CLR2)	R/W	0x0000	on page 18-19
0x0030	Commands List Register 3 CLR3)	R/W	0x0000	on page 18-19
0x0032	Commands List Register 4 (CLR4)	R/W	0x0000	on page 18-19
0x0034	Commands List Register 5 (CLR5)	R/W	0x0000	on page 18-19
0x0036	Commands List Register 6 (CLR6)	R/W	0x0000	on page 18-19
0x0038	Commands List Register 7 (CLR7)	R/W	0x0000	on page 18-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x003A	Commands List Register 8 (CLR8)	R/W	0x0000	on page 18-19
0x003C	Commands List Register 9 (CLR9)	R/W	0x0000	on page 18-19
0x003E	Commands List Register 10 (CLR10)	R/W	0x0000	on page 18-19
0x0040	Commands List Register 11 (CLR11)	R/W	0x0000	on page 18-19
0x0042	Commands List Register 12 (CLR12)	R/W	0x0000	on page 18-19
0x0044	Commands List Register 13 (CLR13)	R/W	0x0000	on page 18-19
0x0046	Commands List Register 14 (CLR14)	R/W	0x0000	on page 18-19
0x0048	Commands List Register 15 (CLR15)	R/W	0x0000	on page 18-19
0x004A	Commands List Register 16 (CLR16)	R/W	0x0000	on page 18-19
0x004C	Commands List Register 17 (CLR17)	R/W	0x0000	on page 18-19
0x004E	Commands List Register 18 (CLR18)	R/W	0x0000	on page 18-19
0x0050	Commands List Register 19 (CLR19)	R/W	0x0000	on page 18-19
0x0052	Commands List Register 20 (CLR20)	R/W	0x0000	on page 18-19
0x0054	Commands List Register 21 (CLR21)	R/W	0x0000	on page 18-19
0x0056	Commands List Register 22 (CLR22)	R/W	0x0000	on page 18-19
0x0058	Commands List Register 23 (CLR23)	R/W	0x0000	on page 18-19
0x005A	Commands List Register 24 (CLR24)	R/W	0x0000	on page 18-19
0x005C–0x006B	Reserved			
0x006C	FIFO DMA Control Register (FDCR)	R/W	0x0000_0000	on page 18-21
0x0070	FIFO Control Register (FCR)	R/W	0x0000_0000	on page 18-22
0x0074	FIFO Threshold Register (FTH)	R/W	0x0000_0000	on page 18-24
0x0078–0x007B	Reserved			
0x007C	FIFO Status Register (FST)	R/W	0x0000_0000	on page 18-24
0x0080	FIFO Right Aligned Data Register 0 (FR0)	R	0x0000_0000	on page 18-26
0x0084	FIFO Right Aligned Data Register 1 (FR1)	R	0x0000_0000	on page 18-26
0x0088	FIFO Right Aligned Data Register 2 (FR2)	R	0x0000_0000	on page 18-26
0x008C	FIFO Right Aligned Data Register 3 (FR3)	R	0x0000_0000	on page 18-26
0x0090–0x009F	Reserved			
0x00A0	FIFO Signed Left Aligned Data Register 0 (FI0)	R	0x0000_0000	on page 18-27
0x00A4	FIFO Signed Left Aligned Data Register 1 (FL1)	R	0x0000_0000	on page 18-27
0x00A8	FIFO Signed Left Aligned Data Register 2 (FL2)	R	0x0000_0000	on page 18-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00AC	FIFO Signed Left Aligned Data Register 3 (FL3)	R	0x0000_0000	on page 18-27
0x00B0–0x00BF	Reserved			
0x00C0	Cross Triggering Unit Error Flag Register (CTUEFR)	R/W	0x0000	on page 18-27
0x00C2	Cross Triggering Unit Interrupt Flag Register (CTUIFR)	R/W	0x0000	on page 18-29
0x00C4	Cross Triggering Unit Interrupt Register (CTUIR)	R/W	0x0000	on page 18-30
0x00C6	Control On-Time Register (COTR)	R/W	0x0000	on page 18-31
0x00C8	Cross Triggering Unit Control Register (CTUCR)	R/W	0x0000	on page 18-32
0x00CA	Cross Triggering Unit Digital Filter (CTUDF)	R/W	0x0000	on page 18-34
0x00CC	Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)	R/W	0xFFFF	on page 18-34
0x00CE	Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)	R/W	0xFFFF	on page 18-34
0x00D0	Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)	R/W	0x0000	on page 18-35
0x00CE–0x3FFF	Reserved			
0xC3E6_0000 (LSM/DPM)	CRCU_1 Chapter 16, Cyclic Redundancy Checker (CRC) Unit			
0x0000	CRC Configuration Register Context 1 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0004	CRC Input Register Context 1 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0008	CRC Current Status Register Context 1 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x000C	CRC Output Register Context 1 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0010	CRC Configuration Register Context 2 (CRC_CFG)	R/W	0x0000_0004	on page 16-3
0x0014	CRC Input Register Context 2 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0018	CRC Current Status Register Context 2 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x001C	CRC Output Register Context 2 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0020	CRC Configuration Register Context 3 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0024	CRC Input Register Context 3 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0028	CRC Current Status Register Context 3 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x002C	CRC Output Register Context 3 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0030–0x3FFF	Reserved			
Reserved 0xC3E6_4000 — 0xC3E6_FFFF				
0xC3E7_4000 (LSM/DPM)	FlexPWM_2 Chapter 28, Motor Control Pulse Width Modulator Module (FlexPWM)			
0x0000	CNT—Counter Register (Submodule 0)	R	0x0000	on page 28-11
0x0002	INIT—Initial Count Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0004	CTRL2—Control 2 Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0006	CTRL1—Control 1 Register (Submodule 0)	R/W	0x0400	on page 28-14
0x0008	VAL0—Value Register 0 (Submodule 0)	R/W	0x0000	on page 28-16
0x000A	VAL1—Value Register 1 (Submodule 0)	R/W	0x0000	on page 28-17
0x000C	VAL2—Value Register 2 (Submodule 0)	R/W	0x0000	on page 28-17
0x000E	VAL3—Value Register 3 (Submodule 0)	R/W	0x0000	on page 28-18
0x0010	VAL4—Value Register 4 (Submodule 0)	R/W	0x0000	on page 28-18
0x0012	VAL5—Value Register 5 (Submodule 0)	R/W	0x0000	on page 28-19
0x0014–0x0017	Reserved			
0x0018	OCTRL—Output Control Register (Submodule 0)	R/W	0x0000	on page 28-19
0x001A	STS—Status Register (Submodule 0)	R/W	0x0000	on page 28-20
0x001C	INTEN—Interrupt Enable Register (Submodule 0)	R/W	0x0000	on page 28-21
0x001E	DMAEN—DMA Enable Register (Submodule 0)	R/W	0x0000	on page 28-22
0x0020	TCTRL—Output Trigger Control Register (Submodule 0)	R/W	0x0000	on page 28-23
0x0022	DISMAP—Fault Disable Mapping Register (Submodule 0)	R/W	0xFFFF	on page 28-24
0x0024	DTCNT0—Deadtime Count Register 0 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0026	DTCNT1—Deadtime Count Register 1 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0028–0x002F	Reserved			
0x0030	CAPTCTRLX—Capture Control Register X (Submodule 0)	R/W	0x0000	on page 28-25
0x0032	CAPTCOMPX—Capture Compare Register X (Submodule 0)	R/W	0x0000	on page 28-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0034	CVAL0—Capture Value 0 Register (Submodule 0)	R	0x0000	on page 28-27
0x0036	CVAL0C—Capture Value 0 Cycle Register (Submodule 0)	R	0x0000	on page 28-27
0x0038	CVAL1—Capture Value 1 Register (Submodule 0)	R	0x0000	on page 28-28
0x003A	CVAL1C—Capture Value 1 Cycle Register (Submodule 0)	R	0x0000	on page 28-28
0x003C–0x004F	Reserved			
0x0050	CNT—Counter Register (Submodule 1)	R	0x0000	on page 28-11
0x0052	INIT—Initial Count Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0054	CTRL2—Control 2 Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0056	CTRL1—Control 1 Register (Submodule 1)	R/W	0x0000	on page 28-14
0x0058	VAL0—Value Register 0 (Submodule 1)	R/W	0x0000	on page 28-16
0x005A	VAL1—Value Register 1 (Submodule 1)	R/W	0x0000	on page 28-17
0x005C	VAL2—Value Register 2 (Submodule 1)	R/W	0x0000	on page 28-17
0x005E	VAL3—Value Register 3 (Submodule 1)	R/W	0x0000	on page 28-18
0x0060	VAL4—Value Register 4 (Submodule 1)	R/W	0x0000	on page 28-18
0x0062	VAL5—Value Register 5 (Submodule 1)	R/W	0x0000	on page 28-19
0x0064–0x0067	Reserved			
0x0068	OCTRL—Output Control Register (Submodule 1)	R/W	0x0000	on page 28-19
0x006A	STS—Status Register (Submodule 1)	R/W	0x0000	on page 28-20
0x006C	INTEN—Interrupt Enable Register (Submodule 1)	R/W	0x0000	on page 28-21
0x006E	DMAEN—DMA Enable Register (Submodule 1)	R/W	0x0000	on page 28-22
0x0070	TCTRL—Output Trigger Control Register (Submodule 1)	R/W	0x0000	on page 28-23
0x0072	DISMAP—Fault Disable Mapping Register (Submodule 1)	R/W	0xFFFF	on page 28-24
0x0074	DTCNT0—Deadtime Count Register 0 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0076	DTCNT1—Deadtime Count Register 1 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0078–0x007F	Reserved			
0x0080	CAPTCTRLX—Capture Control Register X (Submodule 1)	R/W	0x0000	on page 28-25
0x0082	CAPTCOMPX—Capture Compare Register X (Submodule 1)	R/W	0x0000	on page 28-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0084	CVAL0—Capture Value 0 Register (Submodule 1)	R	0x0000	on page 28-27
0x0086	CVAL0C—Capture Value 0 Cycle Register (Submodule 1)	R	0x0000	on page 28-27
0x0088	CVAL1—Capture Value 1 Register (Submodule 1)	R	0x0000	on page 28-28
0x008A	CVAL1C—Capture Value 1 Cycle Register (Submodule 1)	R	0x0000	on page 28-28
0x008C–0x009F	Reserved			
0x00A0	CNT—Counter Register (Submodule 2)	R	0x0000	on page 28-11
0x00A2	INIT—Initial Count Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A4	CTRL2—Control 2 Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A6	CTRL1—Control 1 Register (Submodule 2)	R/W	0x0000	on page 28-14
0x00A8	VAL0—Value Register 0 (Submodule 2)	R/W	0x0000	on page 28-16
0x00AA	VAL1—Value Register 1 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AC	VAL2—Value Register 2 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AE	VAL3—Value Register 3 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B0	VAL4—Value Register 4 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B2	VAL5—Value Register 5 (Submodule 2)	R/W	0x0000	on page 28-19
0x00B4–0x00B7	Reserved			
0x00B8	OCTRL—Output Control Register (Submodule 2)	R/W	0x0000	on page 28-19
0x00BA	STS—Status Register (Submodule 2)	R/W	0x0000	on page 28-20
0x00BC	INTEN—Interrupt Enable Register (Submodule 2)	R/W	0x0000	on page 28-21
0x00BE	DMAEN—DMA Enable Register (Submodule 2)	R/W	0x0000	on page 28-22
0x00C0	TCTRL—Output Trigger Control Register (Submodule 2)	R/W	0x0000	on page 28-23
0x00C2	DISMAP—Fault Disable Mapping Register (Submodule 2)	R/W	0xFFFF	on page 28-24
0x00C4	DTCNT0—Deadtime Count Register 0 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C6	DTCNT1—Deadtime Count Register 1 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C8–0x00CF	Reserved			
0x00D0	CAPTCTRLX—Capture Control Register X (Submodule 2)	R/W	0x0000	on page 28-25
0x00D2	CAPTCOMPX—Capture Compare Register X (Submodule 2)	R/W	0x0000	on page 28-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00D4	CVAL0—Capture Value 0 Register (Submodule 2)	R	0x0000	on page 28-27
0x00D6	CVAL0C—Capture Value 0 Cycle Register (Submodule 2)	R	0x0000	on page 28-27
0x00D8	CVAL1—Capture Value 1 Register (Submodule 2)	R	0x0000	on page 28-28
0x00DA	CVAL1C—Capture Value 1 Cycle Register (Submodule 2)	R	0x0000	on page 28-28
0x00DC–0x00EF	Reserved			
0x00F0	CNT—Counter Register (Submodule 3)	R	0x0000	on page 28-11
0x00F2	INIT—Initial Count Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F4	CTRL2—Control 2 Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F6	CTRL1—Control 1 Register (Submodule 3)	R/W	0x0000	on page 28-14
0x00F8	VAL0—Value Register 0 (Submodule 3)	R/W	0x0000	on page 28-16
0x00FA	VAL1—Value Register 1 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FC	VAL2—Value Register 2 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FE	VAL3—Value Register 3 (Submodule 3)	R/W	0x0000	on page 28-18
0x0100	VAL4—Value Register 4 (Submodule 3)	R/W	0x0000	on page 28-18
0x0102	VAL5—Value Register 5 (Submodule 3)	R/W	0x0000	on page 28-19
0x0104–0x0107	Reserved			
0x0108	OCTRL—Output Control Register (Submodule 3)	R/W	0x0000	on page 28-19
0x010A	STS—Status Register (Submodule 3)	R/W	0x0000	on page 28-20
0x010C	INTEN—Interrupt Enable Register (Submodule 3)	R/W	0x0000	on page 28-21
0x010E	DMAEN—DMA Enable Register (Submodule 3)	R/W	0x0000	on page 28-22
0x0110	TCTRL—Output Trigger Control Register (Submodule 3)	R/W	0x0000	on page 28-23
0x0112	DISMAP—Fault Disable Mapping Register (Submodule 3)	R/W	0xFFFF	on page 28-24
0x0114	DTCNT0—Deadtime Count Register 0 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0116	DTCNT1—Deadtime Count Register 1 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0118–0x011F	Reserved			
0x0120	CAPTCTRLX—Capture Control Register X (Submodule 3)	R/W	0x0000	on page 28-25
0x0122	CAPTCOMPX—Capture Compare Register X (Submodule 3)	R/W	0x0000	on page 28-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0124	CVAL0—Capture Value 0 Register (Submodule 3)	R	0x0000	on page 28-27
0x0126	CVAL0C—Capture Value 0 Cycle Register (Submodule 3)	R	0x0000	on page 28-27
0x0128	CVAL1—Capture Value 1 Register (Submodule 3)	R	0x0000	on page 28-28
0x012A	CVAL1C—Capture Value 1 Cycle Register (Submodule 3)	R	0x0000	on page 28-28
0x012C–0x013F	Reserved			
0x0140	OUTEN—Output Enable Register	R/W	0x0000	on page 28-28
0x142	MASK—Output Mask Register	R/W	0x0000	on page 28-29
0x0144	SWCOUT—Software Controlled Output Register	R/W	0x0000	on page 28-30
0x0146	DTSRCSEL—Deadtime Source Select Register	R/W	0x0000	on page 28-31
0x0148	MCTRL—Master Control Register	R/W	0x0000	on page 28-33
0x014A	Reserved			
0x014C	FCTRL—Fault Control Register	R/W	0x0000	on page 28-34
0x014E	FSTS—Fault Status Register	R/W	0x0000	on page 28-35
0x0150	FFILT—Fault Filter Register	R/W	0x0000	on page 28-36
0x0152–0x3FFF	Reserved			
Reserved 0xC3E7_8000 — 0xC3F7_FFFF				
0xC3F8_4000 LSM/(DPM)	EBI Chapter 22, External Bus Interface (EBI)			
0x0000	EBI Module Configuration Register (EBI_MCR)	R/W	0x0000_0805	on page 22-8
0x0004	Reserved			
0x0008	EBI Transfer Error Status Register (EBI_TESR)	R	0x0000_0000	on page 22-11
0x000C	EBI Bus Monitor Control Register (EBI_BMCR)	R/W	0x0000_FF80	on page 22-12
0x0010	EBI Base Register Bank 0 (EBI_BR0)	R/W	0x2000_0002	on page 22-12
0x0014	EBI Option Register Bank 0 (EBI_OR0)	R/W	0xE000_0000	on page 22-15
0x0018	EBI Base Register Bank 1 (EBI_BR1)	R/W	0x2000_0002	on page 22-12
0x001C	EBI Option Register Bank 1 (EBI_OR1)	R/W	0xE000_0000	on page 22-15
0x0020	EBI Base Register Bank 2 (EBI_BR2)	R/W	0x2000_0002	on page 22-12
0x0024	EBI Option Register Bank 2 (EBI_OR2)	R/W	0xE000_0000	on page 22-15

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0028	EBI Base Register Bank 3 (EBI_BR3)	R/W	0x2000_0002	on page 22-12
0x002C	EBI Option Register Bank 3 (EBI_OR3)	R/W	0xE000_0000	on page 22-15
0x0030–0xFFFF	Reserved			
0xC3F8_8000 (LSM/DPM)	CFLASH0 Chapter 8, Flash Memory			
0x0000	Module Configuration Register (MCR)	R/W	0x0370_0600	on page 8-8
0x0004	Low/Mid Address Space Block Locking Register (LML)	R/W	0x0013_00FF	on page 8-13
0x0008	High Address Space Block Locking Register (HBL)	R/W	0x0000_000F	on page 8-15
0x000C	Secondary Low/Mid Address Space Block Lock Register (SLL)	R/W	0x0012_00FF	on page 8-15
0x0010	Low/Mid Address Space Block Select Register (LMS)	R/W	0x0000_0000	on page 8-17
0x0014	High Address Space Block Select Register (HBS)	R/W	0x0000_0000	on page 8-19
0x0018	Address Register (ADR)	R	0x0000_0000	on page 8-20
0x001C	Platform Flash Configuration Register 0 (PFCR0)	R/W	0x2994B_80ED	on page 8-22
0x0020	Platform Flash Configuration Register 1 (PFCR1)	R/W	0x7BDF_8081	on page 8-27
0x0024	Platform Flash Access Protection Register (PFAPR)	R/W	0xUUUU_UUUU	on page 8-30
0x0028–0x0038	Reserved			
0x003C	User Test Register 0 (UT0)	R/W	0x0000_0001	on page 8-31
0x0040	User Test Register 1 (UT1)	R/W	0x0000_0000	on page 8-34
0x0044	User Test Register 2 (UT2)	R/W	0x0000_0000	on page 8-35
0x0048	User Multiple Input Signature Register 0 (UMISR0)	R/W	0x0000_0000	on page 8-35
0x004C	User Multiple Input Signature Register 1 (UMISR1)	R/W	0x0000_0000	on page 8-36
0x0050	User Multiple Input Signature Register 2 (UMISR2)	R/W	0x0000_0000	on page 8-38
0x0054	User Multiple Input Signature Register 3 (UMISR3)	R/W	0x0000_0000	on page 8-38
0x0058	User Multiple Input Signature Register 4 (UMISR4)	R/W	0x0000_0000	on page 8-39
0x005C–0x3DD4	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x3DD8	Nonvolatile Private Censorship Password 0 Register (NVPWD0)	R/W	0xFEED_FACE	on page 8-42
0x3DDC	Nonvolatile Private Censorship Password 1 Register (NVPWD1)	R/W	0xCAFE_BEEF	on page 8-42
0x3DE0	Nonvolatile System Censoring Information 0 Register (NVSCI0)	R/W	0x55AA_55AA	on page 8-43
0x3DE4	Nonvolatile System Censoring Information 1 Register (NVSCI1)	R/W	0x55AA_55AA	on page 8-43
0x3DE8–0x3E17	Reserved			
0x3E18	Non Volatile User Options Register (NVUSRO)	R/W	0xFFFF_FFFF	on page 8-44
0x3E1C–0x3FFF	Reserved			
0xC3F8_C000 (LSM/DPM)	DFLASH0 Chapter 8, Flash Memory			
0x0000	Module Configuration Register (MCR)	R/W	0x0667_0600	on page 8-8
0x0004	Low/Mid Address Space Block Locking Register (LML)	R/W	0x0010_000F	on page 8-13
0x0008	Reserved			
0x000C	Secondary Low/Mid Address Space Block Lock Register (SLL)	R/W	0x0012_00FF	on page 8-15
0x0010	Low/Mid Address Space Block Select Register (LMS)	R/W	0x0000_0000	on page 8-17
0x00014	Reserved			
0x0018	Address Register (ADR)	R	0x0000_0000	on page 8-20
0x0001C–0x003B	Reserved			
0x003C	User Test Register 0 (UT0)	R/W	0x0000_0001	on page 8-31
0x0040	User Test Register 1 (UT1)	R/W	0x0000_0000	on page 8-34
0x0044	Reserved			
0x0048	User Multiple Input Signature Register 0 (UMISR0)	R/W	0x0000_0000	on page 8-35
0x004C	User Multiple Input Signature Register 1 (UMISR1)	R/W	0x0000_0000	on page 8-36
0x0050–0x3FFF	Reserved			
0xC3F9_0000 (LSM/DPM)	SIUL Chapter 48, System Integration Unit Lite (SIUL)			
0x0000	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0004	MCU ID Register #1 (MIDR1)	R	— ⁸	on page 48-5
0x0008	MCU ID Register #2 (MIDR2)	R	— ⁸	on page 48-6
0x000C–0x0013	Reserved			
0x0014	Interrupt Status Flag Register (ISR)	RW	0x0000_0000	on page 48-7
0x0018	Interrupt Request Enable Register (IRER)	RW	0x0000_0000	on page 48-8
0x001C–0x0027	Reserved			
0x0028	Interrupt Rising-Edge Event Enable (IREER)	RW	0x0000_0000	on page 48-8
0x002C	Interrupt Falling-Edge Event Enable (IFEER)	RW	0x0000_0000	on page 48-9
0x0030	Interrupt Filter Enable Register (IFER)	RW	0x0000_0000	on page 48-9
0x0034–0x003F	Reserved			
0x0040–0x0210 See Table 855 .	Pad Configuration Registers 0–233 (PCR0–PCR233 ⁹)	RW	See Table 855 .	on page 48-10
0x0212–0x04FF	Reserved			
0x0500–0x053C See Table 857 .	Pad Selection for Multiplexed Inputs (PSMI0–PSMI60)	RW	0x0000_0000	on page 48-19
0x0540–0x05FF	Reserved			
0x0600–0x06E8 See Table 860 .	GPIO Pad Data Output Register (GPDO0_3–GPDO232_233 ⁹)	RW	0x0000_0000	on page 48-24
0x06EC–0x07FF	Reserved			
0x0800–0x08E8 See Table 862 .	GPIO Pad Data Input Register (GPDIO_3–GPDIO232_233 ⁹)	R	0x0000_0000	on page 48-26
0x08EC–0x0BFF	Reserved			
0x0C00–0x0C1C See Table 864 .	Parallel GPIO Pad Data Out Register (PGPDO0–PGPDO7)	RW	0x0000_0000	on page 48-27
0x0C20–0x0C3F	Reserved			
0x0C40–0x0C5C See Table 866 .	Parallel GPIO Pad Data In Register (PGPDI0–PGPDI7)	R	0x0000_0000	on page 48-28
0x0C60–0x0C7F	Reserved			
0x0C80–0x0CBC See Table 868 .	Masked Parallel GPIO Pad Data Out Register (MPGPDO0–MPGPDO15)	W	0x0000_0000	on page 48-29
0x0CC0–0x0FFF	Reserved			
0x1000–0x107C See Table 870 .	Interrupt Filter Maximum Counter Register (IFMC0–IFMC31)	RW	0x0000_0000	on page 48-31
0x1080	Interrupt Filter Clock Prescaler Register (IFCP)	RW	0x0000_0000	on page 48-32
0x1084–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xC3F9_4000 (LSM/DPM)	WKPU Chapter 54, Wakeup Unit (WKPU)			
0x0000	NMI Status Flag Register (NSR)	R/W	0x0000_0000	on page 54-2
0x0004–0x0007	Reserved			
0x0008	NMI Configuration Register (NCR)	R/W	0x0000_0000	on page 54-3
0x000C–0x3FFF	Reserved			
0xC3F9_8000 (LSM/DPM)	MDDRC Chapter 36, Multi-Port DDR DRAM Controller (MDDRC)			
0x0000	DDR System Configuration Register (DDR_SYS_CONFIG)	R/W	0x1000_0000	on page 36-5
0x0004	DDR Time Config0 Register (DDR_TIME_CONFIG0)	R/W	0x0000_0000	on page 36-9
0x0008	DDR Time Config1 Register (DDR_TIME_CONFIG1)	R/W	0x0000_0000	on page 36-10
0x000C	DDR Time Config2 Register (DDR_TIME_CONFIG2)	R/W	0x0000_0000	on page 36-10
0x0010	DRAM Command Register (DDR_COMMAND)	R/W	0x0000_0000	on page 36-14
0x0014	Compact Command Register (DDR_COMPACT_COMMAND)	R/W	0x0000_0000	on page 36-15
0x0018	Enter/Exit Self-Refresh Command Register 0 (SELF_REFRESH_CMD_0)	R/W	0x0000_0000	on page 36-17
0x001C	Enter/Exit Self-Refresh Command Register 1 (SELF_REFRESH_CMD_1)	R/W	0x0000_0000	on page 36-17
0x0020	Enter/Exit Self-Refresh Command Register 2 (SELF_REFRESH_CMD_2)	R/W	0x0000_0000	on page 36-17
0x0024	Enter/Exit Self-Refresh Command Register 3 (SELF_REFRESH_CMD_3)	R/W	0x0000_0000	on page 36-17
0x0028	Enter/Exit Self-Refresh Command Register 4 (SELF_REFRESH_CMD_4)	R/W	0x0000_0000	on page 36-17
0x002C	Enter/Exit Self-Refresh Command Register 5 (SELF_REFRESH_CMD_5)	R/W	0x0000_0000	on page 36-17
0x0030	Enter/Exit Self-Refresh Command Register 6 (SELF_REFRESH_CMD_6)	R/W	0x0000_0000	on page 36-17
0x0034	Enter/Exit Self-Refresh Command Register 7 (SELF_REFRESH_CMD_7)	R/W	0x0000_0000	on page 36-17
0x0038	DQS Config Offset Count Register (DQS_CONFIG_OFFSET_COUNT)	R/W	0x0000_0000	on page 36-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x003C	DQS Config Offset Time Register (DQS_CONFIG_OFFSET_TIME)	R/W	0x0000_0000	on page 36-18
0x0040	DQS Delay Status Register (DQS_DELAY_STATUS)	R	0x0UUU_0UUU	on page 36-19
0x0044	DDR Auxiliary Configuration Register (DDR_AUX_CONFIG)	R/W	0x0000_0000	on page 36-20
0x0048–0x005F	Reserved			
0x0060	DDR Extra Attributes Register	R/W	0x0000_0000	on page 36-21
0x0064–0x007F	Reserved			
0xC3F9_8000 (LSM/DPM)	Priority Manager Chapter 37, Multi-Port DRAM Controller Priority Manager (PRIOMAN)			
0x0080	PRIOMAN_CONFIG1 register	R/W	0x0007_7777	on page 37-4
0x0084	PRIOMAN_CONFIG2 register	R/W	0x0000_00U1	on page 37-5
0x0088	HIPRIO_CONFIG register	R/W	0x0000_UUUU	on page 37-5
0x008C	LUT table 0 main upper register	R/W	0x1111_1222	on page 37-6
0x0090	LUT table 1 main upper register	R/W	0x1111_1222	on page 37-6
0x0094	LUT table 2 main upper register	R/W	0x1111_1222	on page 37-6
0x0098–0x009F	Reserved			
0x00A0	LUT table 0 main lower register	R/W	0x2334_567A	on page 37-7
0x00A4	LUT table 1 main lower register	R/W	0x2334_567A	on page 37-7
0x00A8	LUT table 2 main lower register	R/W	0x2334_567A	on page 37-7
0x00AC–0x00B3	Reserved			
0x00B4	LUT table 0 alternate upper register	R/W	0x0000_0000	on page 37-8
0x00B8	LUT table 1 alternate upper register	R/W	0x0000_0000	on page 37-8
0x00BC	LUT table 2 alternate upper register	R/W	0x0000_0000	on page 37-8
0x00C0–0x00C7	Reserved			
0x00C8	LUT table 0 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00CC	LUT table 1 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00D0	LUT table 2 alternate lower register	R/W	0x0000_0000	on page 37-8
0x00D4–0x00DB	Reserved			
0x00DC	PERMON_CONFIG—Performance monitor configuration	R/W	0x0800_0000	on page 37-10
0x00E0	Event time counter register	R/W	0x0000_0000	on page 37-11

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00E4	Event time preset register	R/W	0x0000_0000	on page 37-11
0x0110	Granted ack counter 0 register	R	0x0000_0000	on page 37-12
0x0114	Granted ack counter 1 register	R	0x0000_0000	on page 37-12
0x0118	Granted ack counter 2 register	R	0x0000_0000	on page 37-12
0x011C–0x0123	Reserved			
0x0124	Cumulative wait counter 0 register	R	0x0000_0000	on page 37-12
0x0128	Cumulative wait counter 1 register	R	0x0000_0000	on page 37-12
0x012C	Cumulative wait counter 2 register	R	0x0000_0000	on page 37-12
0x0130–0x0137	Reserved			
0x0138	Summed priority counter 0 register	R	0x0000_0000	on page 37-13
0x013C	Summed priority counter 1 register	R	0x0000_0000	on page 37-13
0x0140	Summed priority counter 2 register	R	0x0000_0000	on page 37-13
0x014C–0x03FF	Reserved			
Reserved 0xC3F9_C000 — 0xC3FA_BFFF				
0xC3FA_C000 (DPM)	DMACHMUX_1 Chapter 20, eDMA Channel Mux (DMACHMUX)			
0x0000	Channel #0 Configuration (CHCONFIG0)	R/W	0x00	on page 20-4
0x0001	Channel #1 Configuration (CHCONFIG1)	R/W	0x00	on page 20-4
0x0002	Channel #2 Configuration (CHCONFIG2)	R/W	0x00	on page 20-4
0x0003	Channel #3 Configuration (CHCONFIG3)	R/W	0x00	on page 20-4
0x0004	Channel #4 Configuration (CHCONFIG4)	R/W	0x00	on page 20-4
0x0005	Channel #5 Configuration (CHCONFIG5)	R/W	0x00	on page 20-4
0x0006	Channel #6 Configuration (CHCONFIG6)	R/W	0x00	on page 20-4
0x0007	Channel #7 Configuration (CHCONFIG7)	R/W	0x00	on page 20-4
0x0008	Channel #8 Configuration (CHCONFIG8)	R/W	0x00	on page 20-4
0x0009	Channel #9 Configuration (CHCONFIG9)	R/W	0x00	on page 20-4
0x000A	Channel #10 Configuration (CHCONFIG10)	R/W	0x00	on page 20-4
0x000B	Channel #11 Configuration (CHCONFIG11)	R/W	0x00	on page 20-4
0x000C	Channel #12 Configuration (CHCONFIG12)	R/W	0x00	on page 20-4
0x000D	Channel #13 Configuration (CHCONFIG13)	R/W	0x00	on page 20-4
0x000E	Channel #14 Configuration (CHCONFIG14)	R/W	0x00	on page 20-4

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x000F	Channel #15 Configuration (CHCONFIG15)	R/W	0x00	on page 20-4
0x0010	Channel #16 Configuration (CHCONFIG16)	R/W	0x00	on page 20-4
0x0011	Channel #17 Configuration (CHCONFIG17)	R/W	0x00	on page 20-4
0x0012	Channel #18 Configuration (CHCONFIG18)	R/W	0x00	on page 20-4
0x0013	Channel #19 Configuration (CHCONFIG19)	R/W	0x00	on page 20-4
0x0014	Channel #20 Configuration (CHCONFIG20)	R/W	0x00	on page 20-4
0x0015	Channel #21 Configuration (CHCONFIG21)	R/W	0x00	on page 20-4
0x0016	Channel #22 Configuration (CHCONFIG22)	R/W	0x00	on page 20-4
0x0017	Channel #23 Configuration (CHCONFIG23)	R/W	0x00	on page 20-4
0x0018	Channel #24 Configuration (CHCONFIG24)	R/W	0x00	on page 20-4
0x0019	Channel #25 Configuration (CHCONFIG25)	R/W	0x00	on page 20-4
0x001A	Channel #26 Configuration (CHCONFIG26)	R/W	0x00	on page 20-4
0x001B	Channel #27 Configuration (CHCONFIG27)	R/W	0x00	on page 20-4
0x001C	Channel #28 Configuration (CHCONFIG28)	R/W	0x00	on page 20-4
0x001D	Channel #29 Configuration (CHCONFIG29)	R/W	0x00	on page 20-4
0x001E	Channel #30 Configuration (CHCONFIG30)	R/W	0x00	on page 20-4
0x001F	Channel #31 Configuration (CHCONFIG31)	R/W	0x00	on page 20-4
0x0020–0x3FFF	Reserved			
0xC3FB_0000 (LSM/DPM)	CFLASH1 Chapter 8, Flash Memory			
0x0000	Module Configuration Register (MCR)	R/W	0x0370_0600	on page 8-8
0x0004	Low/Mid Address Space Block Locking Register (LML)	R/W	0x0013_00FF	on page 8-13
0x0008	High Address Space Block Locking Register (HBL)	R/W	0x0000_000F	on page 8-15
0x000C	Secondary Low/Mid Address Space Block Lock Register (SLL)	R/W	0x0012_00FF	on page 8-15
0x0010	Low/Mid Address Space Block Select Register (LMS)	R/W	0x0000_0000	on page 8-17
0x0014	High Address Space Block Select Register (HBS)	R/W	0x0000_0000	on page 8-19
0x0018	Address Register (ADR)	R	0x0000_0000	on page 8-20
0x001C–0x0038	Reserved			
0x003C	User Test Register 0 (UT0)	R/W	0x0000_0001	on page 8-31

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0040	User Test Register 1 (UT1)	R/W	0x0000_0000	on page 8-34
0x0044	User Test Register 2 (UT2)	R/W	0x0000_0000	on page 8-35
0x0048	User Multiple Input Signature Register 0 (UMISR0)	R/W	0x0000_0000	on page 8-35
0x004C	User Multiple Input Signature Register 1 (UMISR1)	R/W	0x0000_0000	on page 8-36
0x0050	User Multiple Input Signature Register 2 (UMISR2)	R/W	0x0000_0000	on page 8-38
0x0054	User Multiple Input Signature Register 3 (UMISR3)	R/W	0x0000_0000	on page 8-38
0x0058	User Multiple Input Signature Register 4 (UMISR4)	R/W	0x0000_0000	on page 8-39
0x005C–0x3FFF	Reserved			
Reserved 0xC3FB_4000 — 0xC3FD_7FFF				
0xC3FD_8000 (LSM/DPM)	SSCM Chapter 49, System Status and Configuration Module (SSCM)			
0x0000	System Status Register (SSCM_STATUS)	R/W	0x U0U0	on page 49-3
0x0002	System Memory and ID Register (SSCM_MEMCONFIG)	R	0xB021	on page 49-4
0x0004–0x0005	Reserved			
0x0006	Error Configuration Register (SSCM_ERROR)	R/W	0x0000	on page 49-5
0x0008	Debug Status Port Register (SSCM_DEBUGPORT)	R/W	0x0000	on page 49-6
0x000A–0x000B	Reserved			
0x000C	Password Comparison High Word Register (SSCM_PWCMPH)	W	0x0000_0000	on page 49-7
0x0010	Password Comparison Low Word Register (SSCM_PWCMPH)	W	0x0000_0000	on page 49-7
0x0014	Reserved			
0x0018	DPM Boot Register (SSCM_DPMBOOT)	R/W	0x0000_0000	on page 49-9
0x001C	DPM Boot Key Register (SSCM_DPMKEY)	W	0x0000_0000	on page 49-9
0x0020	User Option Status Register (SSCM_UOPS)	R	0x0000_0000	on page 49-10
0x0024	Reserved			
0x0028	SSCM Processor Start Address Register (SSCM_PSAR)	R	0x0000_0000	on page 49-12

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x002C	SSCM Code Length Register (SSCM_CLR)	R	0x0000_0000	on page 49-13
0x0030–0x3FFF	Reserved			
0xC3FD_C000 (LSM/DPM)	MC_ME Chapter 35, Mode Entry Module (MC_ME)			
0x0000	Global Status Register (ME_GS)	R	0x0C1F_0010	on page 35-16
0x0004	Mode Control Register (ME_MCTL)	R/W	0x3000_A50F	on page 35-17
0x0008	Mode Enable Register (ME_ME)	R/W	0x0000_801D	on page 35-18
0x000C	Interrupt Status Register (ME_IS)	R/W	0x0000_0000	on page 35-19
0x0010	Interrupt Mask Register (ME_IM)	R/W	0x0000_0000	on page 35-20
0x0014	Invalid Mode Transition Status Register (ME_IMTS)	R/W	0x0000_0000	on page 35-19
0x0018	Debug Mode Transition Status Register (ME_DMTS)	R	0x0000_0000	on page 35-20
0x001C	Reserved			
0x0020	RESET Mode Configuration Register (ME_RESET_MC)	R/W	0x001F_0010	on page 35-23
0x0024	TEST Mode Configuration Register (ME_TEST_MC)	R/W	0x001F_0010	on page 35-23
0x0028	SAFE Mode Configuration Register (ME_SAFE_MC)	R/W	0x009F_0010	on page 35-24
0x002C	DRUN Mode Configuration Register (ME_DRUN_MC)	R/W	0x001F_0010	on page 35-24
0x0030	RUN0 Mode Configuration Register (ME_RUN0_MC)	R/W	0x001F_0010	on page 35-25
0x0034	RUN1 Mode Configuration Register (ME_RUN1_MC)	R/W	0x001F_0010	on page 35-25
0x0038	RUN2 Mode Configuration Register (ME_RUN2_MC)	R/W	0x001F_0010	on page 35-25
0x003C	RUN3 Mode Configuration Register (ME_RUN3_MC)	R/W	0x001F_0010	on page 35-25
0x0040	HALT0 Mode Configuration Register (ME_HALT0_MC)	R/W	0x001F_0010	on page 35-25
0x0044	Reserved			
0x0048	STOP0 Mode Configuration Register (ME_STOP0_MC)	R/W	0x0015_0010	on page 35-26
0x004C–0x005F	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0060	Peripheral Status 0 Register (ME_PS0)	R	0x0000_0000	on page 35-28
0x0064	Peripheral Status 1 Register (ME_PS1)	R	0x0000_0000	on page 35-28
0x0068	Peripheral Status 2 Register (ME_PS2)	R	0x0000_0000	on page 35-29
0x006C	Peripheral Status 3 Register (ME_PS3)	R	0x0000_0000	on page 35-29
0x0070–0x007F	Reserved			
0x0080	Run Peripheral Configuration 0 Register (ME_PC0)	R/W	0x0000_0000	on page 35-30
0x0084	Run Peripheral Configuration 1 Register (ME_PC1)	R/W	0x0000_0000	on page 35-30
0x0088	Run Peripheral Configuration 2 Register (ME_PC2)	R/W	0x0000_0000	on page 35-30
0x008C	Run Peripheral Configuration 3 Register (ME_PC3)	R/W	0x0000_0000	on page 35-30
0x0090	Run Peripheral Configuration 4 Register (ME_PC4)	R/W	0x0000_0000	on page 35-30
0x0094	Run Peripheral Configuration 5 Register (ME_PC5)	R/W	0x0000_0000	on page 35-30
0x0098	Run Peripheral Configuration 6 Register (ME_PC6)	R/W	0x0000_0000	on page 35-30
0x009C	Run Peripheral Configuration 7 Register (ME_PC7)	R/W	0x0000_0000	on page 35-30
0x00A0	Low-Power Peripheral Configuration 0 Register (ME_LP_PC0)	R/W	0x0000_0000	on page 35-31
0x00A4	Low-Power Peripheral Configuration 1 Register (ME_LP_PC1)	R/W	0x0000_0000	on page 35-31
0x00A8	Low-Power Peripheral Configuration 2 Register (ME_LP_PC2)	R/W	0x0000_0000	on page 35-31
0x00AC	Low-Power Peripheral Configuration 3 Register (ME_LP_PC3)	R/W	0x0000_0000	on page 35-31
0x00B0	Low-Power Peripheral Configuration 4 Register (ME_LP_PC4)	R/W	0x0000_0000	on page 35-31
0x00B4	Low-Power Peripheral Configuration 5 Register (ME_LP_PC5)	R/W	0x0000_0000	on page 35-31
0x00B8	Low-Power Peripheral Configuration 6 Register (ME_LP_PC6)	R/W	0x0000_0000	on page 35-31
0x00BC	Low-Power Peripheral Configuration 7 Register (ME_LP_PC7)	R/W	0x0000_0000	on page 35-31
0x00C0	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00C4	DSPI_0 Control Register (ME_PCTL4)	R/W	0x00	on page 35-31
0x00C5	DSPI_1 Control Register (ME_PCTL5)	R/W	0x00	on page 35-31
0x00C6	DSPI_2 Control Register (ME_PCTL6)	R/W	0x00	on page 35-31
0x00C7–0x00CF	Reserved			
0x00D0	FlexCAN_0 Control Register (ME_PCTL16)	R/W	0x00	on page 35-31
0x00D1	FlexCAN_1 Control Register (ME_PCTL17)	R/W	0x00	on page 35-31
0x00D29	FlexCAN_2 Control Register (ME_PCTL18)	R/W	0x00	on page 35-31
0x00D3	FlexCAN_3 Control Register (ME_PCTL19)	R/W	0x00	on page 35-31
0x00D4–0x00D7	Reserved			
0x00D8	FlexRay Control Register (ME_PCTL24)	R/W	0x00	on page 35-31
0x00D9–0x00DF	Reserved			
0x00E0	ADC_0 Control Register (ME_PCTL32)	R/W	0x00	on page 35-31
0x00E1	ADC_1 Control Register (ME_PCTL33)	R/W	0x00	on page 35-31
0x00E2	Reserved			
0x00E3	CTU_0 Peripheral Control Register (ME_PCTL35)	R/W	0x00	on page 35-31
0x00E4–0x00E5	Reserved			
0x00E6	eTimer_0 Control Register (ME_PCTL38)	R/W	0x00	on page 35-31
0x00E7	eTimer_1 Control Register (ME_PCTL39)	R/W	0x00	on page 35-31
0x00E8	eTimer_2 Control Register (ME_PCTL40)	R/W	0x00	on page 35-31
0x00E9	FlexPWM_0 Control Register (ME_PCTL41)	R/W	0x00	on page 35-31
0x00EA	FlexPWM_1 Control Register (ME_PCTL42)	R/W	0x00	on page 35-31
0x00EB	Reserved			
0x00EC	I ² C_DMA0 Control Register (ME_PCTL44)	R/W	0x00	on page 35-31
0x00ED	I ² C_DMA1 Control Register (ME_PCTL45)	R/W	0x00	on page 35-31
0x00EE	I ² C_DMA2 Control Register (ME_PCTL46)	R/W	0x00	on page 35-31
0x00EF	Reserved			
0x00F0	LINFlexD_0 Control Register (ME_PCTL48)	R/W	0x00	on page 35-31
0x00F1	LINFlexD_1 Control Register (ME_PCTL49)	R/W	0x00	on page 35-31
0x00F2	LINFlexD_2 Control Register (ME_PCTL50)	R/W	0x00	on page 35-31
0x00F3	LINFlexD_3 Control Register (ME_PCTL51)	R/W	0x00	on page 35-31
0x00F4–0x00F9	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00FA	CRC_0 Control Register (ME_PCTL58)	R/W	0x00	on page 35-31
0x00FB–0x0100	Reserved			
0x0101	EBI Control Register (ME_PCTL65)	R/W	0x00	on page 35-31
0x0102–0x0105	Reserved			
0x0106	DRAMC Control Register (ME_PCTL70)	R/W	0x00	on page 35-31
0x0107–0x011B	Reserved			
0x011C	PIT Control Register (ME_PCTL92)	R/W	0x00	on page 35-31
0x011D–0x012F	Reserved			
0x0130	PDI Control Register (ME_PCTL112)	R/W	0x00	on page 35-31
0x0131–0x0133	Reserved			
0x0134	ADC_2 Control Register (ME_PCTL116)	R/W	0x00	on page 35-31
0x0135	ADC_3 Control Register (ME_PCTL117)	R/W	0x00	on page 35-31
0x0136	Reserved			
0x0138	CTU_1 Control Register (ME_PCTL119)	R/W	0x00	on page 35-31
0x0139	CRCU_1 Control Register (ME_PCTL120)	R/W	0x00	on page 35-31
0x013A–0x013C	Reserved			
0x013D	FlexPWM_2 Control Register (ME_PCTL125)	R/W	0x00	on page 35-31
0x013E–0x3FFF	Reserved			
0xC3FE_0000 (LSM/DPM)	MC_CGM Chapter 14, Clock Generation Module (MC_CGM)			
0x0000–0x036F	Reserved			
0x0370	Output Clock Enable Register (CGM_OC_EN)	R/W	0x0000_0000	on page 1624
0x0374	Output Clock Division Select Register (CGM_OCDS_SC)	R/W	0x0000_0000	on page 1624
0x0378	System Clock Select Status Register (CGM_SC_SS)	R	0x0000_0000	on page 1624
0x037C	System Clock Divider Configuration 0 Register (CGM_SC_DC0)	R/W	0x8080_0000	on page 35-31
0x0380	Aux Clock 0 Select Control Register (CGM_AC0_SC)	R/W	0x0000_0000	on page 1624
0x0384	Aux Clock 0 Divider Configuration 0 Register (CGM_AC0_DC0)	R/W	0x8000_0000	on page 1624
0x0388	Aux Clock 1 Select Control Register (CGM_AC1_SC)	R/W	0x0400_0000	on page 1624

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x038C	Aux Clock 1 Divider Configuration 0 Register (CGM_AC1_DC0)	R/W	0x8000_0000	on page 1624
0x0390	Aux Clock 2 Select Control Register (CGM_AC2_SC)	R/W	0x0400_0000	on page 35-31
0x0394	Aux Clock 2 Divider Configuration 0 Register (CGM_AC2_DC0)	R/W	0x8000_0000	on page 1624
0x0398	Aux Clock 3 Select Control Register (CGM_AC3_SC)	R/W	0x0000_0000	on page 1624
0x039C	Reserved			
0x03A0	Aux Clock 4 Select Control Register (CGM_AC4_SC)	R/W	0x0000_0000	on page 1624
0x03A4–0x3FFF	Reserved			
0xC3FE_4000 (LSM/DPM)	MC_RGM Chapter 46, Reset Generation Module (MC_RGM)			
0x0000	Functional Event Status Register (RGM_FES)	R/W	0x0000	on page 46-6
0x0002	Destructive Event Status Register (RGM_DES)	R/W	0x8000	on page 46-8
0x0004	Functional Event Reset Disable Register (RGM_FERD)	R/W	0x0080	on page 46-10
0x0006	Destructive Event Reset Disable Register (RGM_DERD)	R	0x0000	on page 46-12
0x0008–0x000F	Reserved			
0x0010	Functional Event Alternate Request Register (RGM_FEAR)	R/W	0x0000	on page 46-13
0x0012–0x0017	Reserved			
0x0018	Functional Event Short Sequence Register (RGM_FESS)	R/W	0x2000	on page 46-14
0x0001A	Reserved			
0x001C	Functional Bidirectional Reset Enable Register (RGM_FBRE)	R/W	0x6F7F	on page 46-16
0x001E–0x3FFF	Reserved			
0xC3FE_8000 (LSM/DPM)	MC_PCU Chapter 43, Power Control Unit (MC_PCU)			
0x0000–0x003F	Reserved			
0x0040	Power Domain Status Register (PCU_PSTAT)	R	0x0000_0001	on page 43-3
0x0044–0x03FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
Reserved 0xC3FE_C000 — 0xC3FE_FFFF				
0xC3FF_0000 (LSM/DPM)	PIT Chapter 42, Periodic Interrupt Timer (PIT)			
0x0000	PITMCR—PIT Module Control Register	R/W	0x0000_0000	on page 42-3
0x0004–0x00FF	Reserved			
Timer Channel 0				
0x0100	LDVAL0—Timer 0 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0104	CVAL0—Timer 0 Current Value Register	R	0x0000_0000	on page 42-4
0x0108	TCTRL0—Timer 0 Control Register	R/W	0x0000_0000	on page 42-5
0x010C	TFLG0—Timer 0 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 1				
0x0110	LDVAL1—Timer 1 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0114	CVAL1—Timer 1 Current Value Register	R	0x0000_0000	on page 42-4
0x0118	TCTRL1—Timer 1 Control Register	R/W	0x0000_0000	on page 42-5
0x011C	TFLG1—Timer 1 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 2				
0x0120	LDVAL2—Timer 2 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0124	CVAL2—Timer 2 Current Value Register	R	0x0000_0000	on page 42-4
0x0128	TCTRL2—Timer 2 Control Register	R/W	0x0000_0000	on page 42-5
0x012C	TFLG2—Timer 2 Flag Register	R/W	0x0000_0000	on page 42-5
Timer Channel 3				
0x0130	LDVAL3—Timer 3 Load Value Register	R/W	0x0000_0000	on page 42-4
0x0134	CVAL3—Timer 3 Current Value Register	R	0x0000_0000	on page 42-4
0x0138	TCTRL3—Timer 3 Control Register	R/W	0x0000_0000	on page 42-5
0x013C	TFLG3—Timer 3 Flag Register	R/W	0x0000_0000	on page 42-5
0x0140–0x3FFF	Reserved			
0xC3FF_4000 (LSM/DPM)	STCU Chapter 50, Self-Test Control Unit (STCU)			
0x0000	STCU Run Register (STCU_RUN)	R/W	0x0000_0000	on page 50-10
0x0004–0x000B	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x000C	STCU Configuration Register (STCU_CFG)	R/W	0x0000_0000	on page 50-11
0x0010	STCU Watchdog Register Granularity (STCU_WDGG)	R	0x0000_FFFF	on page 50-12
0x0014	STCU CRC Expected Status Register (STCU_CRCE)	R	0xFFFF_FFFF	on page 50-13
0x0018	STCU CRC Read Status Register (STCU_CRCR)	R	0x0000_0000	on page 50-14
0x001C	STCU Error Register (STCU_ERR)	R	0x0000_0000	on page 50-14
0x0020	Reserved			
0x0024	STCU LBIST Status Register (STCU_LBS)	R	0x0000_0000	on page 50-16
0x0028	STCU LBIST End Flag Register (STCU_LBE)	R	0x0000_0000	on page 50-17
0x002C	Reserved			
0x0030	STCU LBIST Critical FM Register (STCU_LBCFM)	R	0x0000_0000	on page 50-17
0x0034	STCU LBIST Stay-In-Reset FM Register (STCU_LBSFM)	R	0x0000_0000	on page 50-18
0x0038	Reserved			
0x003C	STCU MBIST Status Low Register (STCU_MBSL)	R	0x0000_0000	on page 50-18
0x0040	STCU MBIST Status High Register (STCU_MBSH)	R	0x0000_0000	on page 50-19
0x0044	STCU MBIST End Flag Low Register (STCU_MBEL)	R	0x0000_0000	on page 50-20
0x0048	STCU MBIST End Flag High Register (STCU_MBEH)	R	0x0000_0000	on page 50-22
0x004C	Reserved			
0x0050	STCU MBIST Critical FM Low Register (STCU_MBCFML)	R	0x0000_0000	on page 50-23
0x0054	STCU MBIST Critical FM High Register (STCU_MBCFMH)	R	0x0000_0000	on page 50-23
0x0058	STCU MBIST Stay-In-Reset FM Low Register (STCU_MBSFML)	R	0x0000_0000	on page 50-24
0x005C	STCU MBIST Stay-In-Reset FM High Register (STCU_MBSFMH)	R	0x0000_0000	on page 50-24
0x0060–0x007F	Reserved			
0x0080	STCU LBIST Control Register 0 (STCU_LB_CTRL0)	R	0x0000_0000	on page 50-25
0x0084	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0088	STCU LBIST MISR Expected Low Register 0 (STCU_LB_MISRELO)	R	0xFFFF_FFFF	on page 50-26
0x008C	STCU LBIST MISR Expected High Register 0 (STCU_LB_MISREH0)	R	0xFFFF_FFFF	on page 50-27
0x0090	STCU LBIST MISR Read Low Register 0 (STCU_LB_MISRRL0)	R	0x0000_0000	on page 50-28
0x0094	STCU LBIST MISR Read High Register 0 (STCU_LB_MISRRH0)	R	0x0000_0000	on page 50-28
0x0098–0x009F	Reserved			
0x00A0	STCU LBIST Control Register 1 (STCU_LB_CTRL1)	R	0x0000_0000	on page 50-25
0x00A4	Reserved			
0x00A8	STCU LBIST MISR Expected Low Register (STCU_LB_MISREL1)	R	0xFFFF_FFFF	on page 50-26
0x00AC	STCU LBIST MISR Expected High Register (STCU_LB_MISREH1)	R	0xFFFF_FFFF	on page 50-27
0x00B0	STCU LBIST MISR Read Low Register (STCU_LB_MISRRL1)	R	0x0000_0000	on page 50-28
0x00B4	STCU LBIST MISR Read High Register (STCU_LB_MISRRH1)	R	0x0000_0000	on page 50-28
0x00B8–0x00BF	Reserved			
0x00C0	STCU LBIST Control Register 2 (STCU_LB_CTRL2)	R	0x0000_0000	on page 50-25
0x00C4	Reserved			
0x00C8	STCU LBIST MISR Expected Low Register 2 (STCU_LB_MISREL2)	R	0xFFFF_FFFF	on page 50-26
0x00CC	STCU LBIST MISR Expected High Register 2 (STCU_LB_MISREH2)	R	0xFFFF_FFFF	on page 50-27
0x00D0	STCU LBIST MISR Read Low Register 2 (STCU_LB_MISRRL2)	R	0x0000_0000	on page 50-28
0x00D4	STCU LBIST MISR Read High Register 2 (STCU_LB_MISRRH2)	R	0x0000_0000	on page 50-28
0x00D8–0x02FF	Reserved			
0x0300	STCU MBIST Control Register 0 (STCU_MB_CTRL0)	R	0x0000_0000	on page 50-29
0x0304	STCU MBIST Control Register 1 (STCU_MB_CTRL1)	R	0x0000_0000	on page 50-29

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0308	STCU MBIST Control Register 2 (STCU_MB_CTRL2)	R	0x0000_0000	on page 50-29
0x030C	STCU MBIST Control Register 3 (STCU_MB_CTRL3)	R	0x0000_0000	on page 50-29
0x0310	STCU MBIST Control Register 4 (STCU_MB_CTRL4)	R	0x0000_0000	on page 50-29
0x0314	STCU MBIST Control Register 5 (STCU_MB_CTRL5)	R	0x0000_0000	on page 50-29
0x0318	STCU MBIST Control Register 6 (STCU_MB_CTRL6)	R	0x0000_0000	on page 50-29
0x031C	STCU MBIST Control Register 7 (STCU_MB_CTRL7)	R	0x0000_0000	on page 50-29
0x0320	STCU MBIST Control Register 8 (STCU_MB_CTRL8)	R	0x0000_0000	on page 50-29
0x0324	STCU MBIST Control Register 9 (STCU_MB_CTRL9)	R	0x0000_0000	on page 50-29
0x0328	STCU MBIST Control Register 10 (STCU_MB_CTRL10)	R	0x0000_0000	on page 50-29
0x032C	STCU MBIST Control Register 11 (STCU_MB_CTRL11)	R	0x0000_0000	on page 50-29
0x0330	STCU MBIST Control Register 12 (STCU_MB_CTRL12)	R	0x0000_0000	on page 50-29
0x0334	STCU MBIST Control Register 13 (STCU_MB_CTRL13)	R	0x0000_0000	on page 50-29
0x0338	STCU MBIST Control Register 14 (STCU_MB_CTRL14)	R	0x0000_0000	on page 50-29
0x033C	STCU MBIST Control Register 15 (STCU_MB_CTRL15)	R	0x0000_0000	on page 50-29
0x0340	STCU MBIST Control Register 16 (STCU_MB_CTRL16)	R	0x0000_0000	on page 50-29
0x0344	STCU MBIST Control Register 17 (STCU_MB_CTRL17)	R	0x0000_0000	on page 50-29
0x0348	STCU MBIST Control Register 18 (STCU_MB_CTRL18)	R	0x0000_0000	on page 50-29
0x034C	STCU MBIST Control Register 19 (STCU_MB_CTRL19)	R	0x0000_0000	on page 50-29
0x0350	STCU MBIST Control Register 20 (STCU_MB_CTRL20)	R	0x0000_0000	on page 50-29

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0354	STCU MBIST Control Register 21 (STCU_MB_CTRL21)	R	0x0000_0000	on page 50-29
0x0358	STCU MBIST Control Register 22 (STCU_MB_CTRL22)	R	0x0000_0000	on page 50-29
0x035C	STCU MBIST Control Register 23 (STCU_MB_CTRL23)	R	0x0000_0000	on page 50-29
0x0360	STCU MBIST Control Register 24 (STCU_MB_CTRL24)	R	0x0000_0000	on page 50-29
0x0364	STCU MBIST Control Register 25 (STCU_MB_CTRL25)	R	0x0000_0000	on page 50-29
0x0368	STCU MBIST Control Register 26 (STCU_MB_CTRL26)	R	0x0000_0000	on page 50-29
0x036C	STCU MBIST Control Register 27 (STCU_MB_CTRL27)	R	0x0000_0000	on page 50-29
0x0370	STCU MBIST Control Register 28 (STCU_MB_CTRL28)	R	0x0000_0000	on page 50-29
0x0374	STCU MBIST Control Register 29 (STCU_MB_CTRL29)	R	0x0000_0000	on page 50-29
0x0378	STCU MBIST Control Register 30 (STCU_MB_CTRL30)	R	0x0000_0000	on page 50-29
0x037C	STCU MBIST Control Register 31 (STCU_MB_CTRL31)	R	0x0000_0000	on page 50-29
0x0380	STCU MBIST Control Register 32 (STCU_MB_CTRL32)	R	0x0000_0000	on page 50-29
0x0384	STCU MBIST Control Register 33 (STCU_MB_CTRL33)	R	0x0000_0000	on page 50-29
0x0388	STCU MBIST Control Register 34 (STCU_MB_CTRL34)	R	0x0000_0000	on page 50-29
0x038C	STCU MBIST Control Register 35 (STCU_MB_CTRL35)	R	0x0000_0000	on page 50-29
0x0390	STCU MBIST Control Register 36 (STCU_MB_CTRL36)	R	0x0000_0000	on page 50-29
0x0394	STCU MBIST Control Register 37 (STCU_MB_CTRL37)	R	0x0000_0000	on page 50-29
0x0398	STCU MBIST Control Register 38 (STCU_MB_CTRL38)	R	0x0000_0000	on page 50-29
0x039C	STCU MBIST Control Register 39 (STCU_MB_CTRL39)	R	0x0000_0000	on page 50-29

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x03A0	STCU MBIST Control Register 40 (STCU_MB_CTRL40)	R	0x0000_0000	on page 50-29
0x03A4	STCU MBIST Control Register 41 (STCU_MB_CTRL41)	R	0x0000_0000	on page 50-29
0x03A8	STCU MBIST Control Register 42 (STCU_MB_CTRL42)	R	0x0000_0000	on page 50-29
0x03AC	STCU MBIST Control Register 43 (STCU_MB_CTRL43)	R	0x0000_0000	on page 50-29
0x03B0	STCU MBIST Control Register 44 (STCU_MB_CTRL44)	R	0x0000_0000	on page 50-29
0x03B4	STCU MBIST Control Register 45 (STCU_MB_CTRL45)	R	0x0000_0000	on page 50-29
0x03B8	STCU MBIST Control Register 46 (STCU_MB_CTRL46)	R	0x0000_0000	on page 50-29
0x03BC	STCU MBIST Control Register 47 (STCU_MB_CTRL47)	R	0x0000_0000	on page 50-29
0x03C0	STCU MBIST Control Register 48 (STCU_MB_CTRL48)	R	0x0000_0000	on page 50-29
0x03C4	STCU MBIST Control Register 49 (STCU_MB_CTRL49)	R	0x0000_0000	on page 50-29
0x03C8	STCU MBIST Control Register 50 (STCU_MB_CTRL50)	R	0x0000_0000	on page 50-29
0x03CC	STCU MBIST Control Register 51 (STCU_MB_CTRL51)	R	0x0000_0000	on page 50-29
0x03D0	STCU MBIST Control Register 52 (STCU_MB_CTRL52)	R	0x0000_0000	on page 50-29
0x03D4	STCU MBIST Control Register 53 (STCU_MB_CTRL53)	R	0x0000_0000	on page 50-29
0x03D8	STCU MBIST Control Register 54 (STCU_MB_CTRL54)	R	0x0000_0000	on page 50-29
0x03DC	STCU MBIST Control Register 55 (STCU_MB_CTRL55)	R	0x0000_0000	on page 50-29
0x03E0	STCU MBIST Control Register 56 (STCU_MB_CTRL56)	R	0x0000_0000	on page 50-29
0x03E4	STCU MBIST Control Register 57 (STCU_MB_CTRL57)	R	0x0000_0000	on page 50-29
0x03E8–0x3FFF	Reserved			
Reserved 0xC3FF_8000 — 0xFFDF_FFFF				

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFE0_0000 (LSM/DPM)	ADC_0 Chapter 11, Analog-to-Digital Converter (ADC)			
0x0000	Main Configuration Register (MCR)	R/W	0x0000_0001	on page 11-8
0x0004	Main Status Register (MSR)	R	0x0000_0001	on page 11-10
0x0008–0x000F	Reserved			
0x0010	Interrupt Status Register (ISR)	R/W	0x0000_0000	on page 11-11
0x0014	Channel Pending Register 0 (CEOCFR0)	R/W	0x0000_0000	on page 11-12
0x0018–0x001F	Reserved			
0x0020	Interrupt Mask Register (IMR)	R/W	0x0000_0000	on page 11-12
0x0024	Channel Interrupt Mask Register 0 (CIMR0)	R/W	0x0000_0000	on page 11-13
0x0028–0x002F	Reserved			
0x0030	Watchdog Threshold Interrupt Register (WTISR)	R/W	0x0000_0000	on page 11-14
0x0034	Watchdog Threshold Interrupt Mask Reg (WTIMR)	R/W	0x0000_0000	on page 11-14
0x0038–0x003F	Reserved			
0x0040	DMA Enable Register (DMAE)	R/W	0x0000_0000	on page 11-15
0x0044	DMA Channel Select Register 0 (DMAR0)	R/W	0x0000_0000	on page 11-15
0x0048–0x005F	Reserved			
0x0060	Threshold Register 0 (THRHLR0)	R/W	0x0FFF_0000	on page 11-16
0x0064	Threshold Register 1 (THRHLR1)	R/W	0x0FFF_0000	on page 11-16
0x0068	Threshold Register 2 (THRHLR2)	R/W	0x0FFF_0000	on page 11-16
0x006C	Threshold Register 3 (THRHLR3)	R/W	0x0FFF_0000	on page 11-16
0x0070–0x007F	Reserved			
0x0080	Presampling Control Register (PSCR)	R/W	0x0000_0000	on page 11-17
0x0084	Presampling Register 0 (PSR0)	R/W	0x0000_0000	on page 11-18
0x0088–0x0093	Reserved			
0x0094	Conversion Timing Register 0 (CTR0)	R/W	0x0000_0203	on page 11-18
0x0098	Conversion Timing Register 1 (CTR1)	R/W	0x0000_0203	on page 11-20
0x009C–0x00A3	Reserved			
0x00A4	Normal Conversion Mask Register 0 (NCMR0)	R/W	0x0000_0000	on page 11-20
0x00A8–0x00B3	Reserved			
0x00B4	Injected Conversion Mask Register 0 (JCMR0)	R/W	0x0000_0000	on page 11-21

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00B8–0x00C7	Reserved			
0x00C8	Power-down Exit Delay Register (PDEDR)	R/W	0x0000_0000	on page 11-22
0x00CC–0x00FF	Reserved			
0x0100	Channel 0 Data Register (CDR0)	R/W	0x0000_0000	on page 11-22
0x0104	Channel 1 Data Register (CDR1)	R/W	0x0000_0000	on page 11-22
0x0108	Channel 2 Data Register (CDR2)	R/W	0x0000_0000	on page 11-22
0x010C	Channel 3 Data Register (CDR3)	R/W	0x0000_0000	on page 11-22
0x0110	Channel 4 Data Register (CDR4)	R/W	0x0000_0000	on page 11-22
0x0114	Channel 5 Data Register (CDR5)	R/W	0x0000_0000	on page 11-22
0x0118	Channel 6 Data Register (CDR6)	R/W	0x0000_0000	on page 11-22
0x011C	Channel 7 Data Register (CDR7)	R/W	0x0000_0000	on page 11-22
0x0120	Channel 8 Data Register (CDR8)	R/W	0x0000_0000	on page 11-22
0x0124	Channel 9 Data Register (CDR9)	R/W	0x0000_0000	on page 11-22
0x0128	Channel 10 Data Register (CDR10)	R/W	0x0000_0000	on page 11-22
0x012C	Channel 11 Data Register (CDR11)	R/W	0x0000_0000	on page 11-22
0x0130	Channel 12 Data Register (CDR12)	R/W	0x0000_0000	on page 11-22
0x0134	Channel 13 Data Register (CDR13)	R/W	0x0000_0000	on page 11-22
0x0138	Channel 14 Data Register (CDR14)	R/W	0x0000_0000	on page 11-22
0x013C	Channel 15 Data Register (CDR15)	R/W	0x0000_0000	on page 11-22
0x0140–0x027F	Reserved			
0x0280	Threshold Register 4 (THRHLR4)	R/W	0x0FFF_0000	on page 11-16
0x0284	Threshold Register 5 (THRHLR5)	R/W	0x0FFF_0000	on page 11-16
0x0288	Threshold Register 6 (THRHLR6)	R/W	0x0FFF_0000	on page 11-16
0x028C	Threshold Register 7 (THRHLR7)	R/W	0x0FFF_0000	on page 11-16
0x0290	Threshold Register 8 (THRHLR8)	R/W	0x0FFF_0000	on page 11-16
0x0294	Threshold Register 9 (THRHLR9)	R/W	0x0FFF_0000	on page 11-16
0x0298	Threshold Register 10 (THRHLR10)	R/W	0x0FFF_0000	on page 11-16
0x029C	Threshold Register 11 (THRHLR11)	R/W	0x0FFF_0000	on page 11-16
0x02A0	Threshold Register 12 (THRHLR12)	R/W	0x0FFF_0000	on page 11-16
0x02A4	Threshold Register 13 (THRHLR13)	R/W	0x0FFF_0000	on page 11-16
0x02A8	Threshold Register 14 (THRHLR14)	R/W	0x0FFF_0000	on page 11-16

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x02AC	Threshold Register 15 (THRHLR15)	R/W	0x0FFF_0000	on page 11-16
0x02B0	Channel Watchdog Selection Register 0 (CWSEL0)	R/W	0x0000_0000	on page 11-23
0x02B4	Channel Watchdog Selection Register 1 (CWSEL1)	R/W	0x0000_0000	on page 11-23
0x02B8–0x02DF	Reserved			
0x02E0	Channel Watchdog Enable Register 0 (CWENR0)	R/W	0x0000_0000	on page 11-24
0x02E4–0x02EF	Reserved			
0x02F0	Analog Watchdog Out of Range Register 0 (AWORR0)	R/W	0x0000_0000	on page 11-25
0x02F4–0x033F	Reserved			
0x0340	Self-Test Configuration Register 1 (STCR1)	R/W	0x1818_2507	on page 11-25
0x0344	Self-Test Configuration Register 2 (STCR2)	R/W	0x0000_0005	on page 11-26
0x0348	Self-Test Configuration Register 3 (STCR3)	R/W	0x0000_0300	on page 11-28
0x034C	Self-Test Baud Rate Register (STBRR)	R/W	0x0005_0000	on page 11-29
0x0350	Self-Test Status Register 1 (STSR1)	R/W	0x0000_0000	on page 11-30
0x0354	Self-Test Status Register 2 (STSR2)	R	0x0000_0000	on page 11-32
0x03358	Self-Test Status Register 3 (STSR3)	R	0x0000_0000	on page 11-33
0x035C	Self-Test Status Register 4 (STSR4)	R	0x0000_0000	on page 11-34
0x0360–0x036F	Reserved			
0x0370	Self-Test Data Register 1 (STDR1)	R	0x0000_0000	on page 11-34
0x0374	Self-Test Data Register 2 (STDR2)	R	0x0000_0000	on page 11-35
0x0378–0x037F	Reserved			
0x0380	Self-Test Analog Watchdog Register 0 (STAW0R)	R/W	0x0727_04C5	on page 11-36
0x0384	Self-Test Analog Watchdog Register 1A (STAW1AR)	R/W	0x0003_0001	on page 11-36
0x0388	Self-Test Analog Watchdog Register 1B (STAW1BR)	R/W	0x03E8_0ED0	on page 11-37
0x038C	Self-Test Analog Watchdog Register 2 (STAW2R)	R/W	0x0000_0FF9	on page 11-37
0x0390	Self-Test Analog Watchdog Register 3 (STAW3R)	R/W	0x086D_0793	on page 11-38
0x0394	Self-Test Analog Watchdog Register 4 (STAW4R)	R/W	0x0828_07D8	on page 11-39
0x0398	Self-Test Analog Watchdog Register 5 (STAW5R)	R/W	0x0010_0010	on page 11-40
0x039C–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFE0_4000 (LSM/DPM)	ADC_1 Chapter 11, Analog-to-Digital Converter (ADC)			
0x0000	Main Configuration Register (MCR)	R/W	0x0000_0001	on page 11-8
0x0004	Main Status Register (MSR)	R	0x0000_0001	on page 11-10
0x0008–0x000F	Reserved			
0x0010	Interrupt Status Register (ISR)	R/W	0x0000_0000	on page 11-11
0x0014	Channel Pending Register 0 (CEOCFR0)	R/W	0x0000_0000	on page 11-12
0x0018–0x001F	Reserved			
0x0020	Interrupt Mask Register (IMR)	R/W	0x0000_0000	on page 11-12
0x0024	Channel Interrupt Mask Register 0 (CIMR0)	R/W	0x0000_0000	on page 11-13
0x0028–0x002F	Reserved			
0x0030	Watchdog Threshold Interrupt Register (WTISR)	R/W	0x0000_0000	on page 11-14
0x0034	Watchdog Threshold Interrupt Mask Reg (WTIMR)	R/W	0x0000_0000	on page 11-14
0x0038–0x003F	Reserved			
0x0040	DMA Enable Register (DMAE)	R/W	0x0000_0000	on page 11-15
0x0044	DMA Channel Select Register 0 (DMAR0)	R/W	0x0000_0000	on page 11-15
0x0048–0x005F	Reserved			
0x0060	Threshold Register 0 (THRHLR0)	R/W	0x0FFF_0000	on page 11-16
0x0064	Threshold Register 1 (THRHLR1)	R/W	0x0FFF_0000	on page 11-16
0x0068	Threshold Register 2 (THRHLR2)	R/W	0x0FFF_0000	on page 11-16
0x006C	Threshold Register 3 (THRHLR3)	R/W	0x0FFF_0000	on page 11-16
0x0070–0x007F	Reserved			
0x0080	Presampling Control Register (PSCR)	R/W	0x0000_0000	on page 11-17
0x0084	Presampling Register 0 (PSR0)	R/W	0x0000_0000	on page 11-18
0x0088–0x0093	Reserved			
0x0094	Conversion Timing Register 0 (CTR0)	R/W	0x0000_0203	on page 11-18
0x0098	Conversion Timing Register 1 (CTR1)	R/W	0x0000_0203	on page 11-20
0x009C–0x00A3	Reserved			
0x00A4	Normal Conversion Mask Register 0 (NCMR0)	R/W	0x0000_0000	on page 11-20
0x00A8–0x00B3	Reserved			
0x00B4	Injected Conversion Mask Register 0 (JCMR0)	R/W	0x0000_0000	on page 11-21

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00B8–0x00C7	Reserved			
0x00C8	Power-down Exit Delay Register (PDED R)	R/W	0x0000_0000	on page 11-22
0x00CC–0x00FF	Reserved			
0x0100	Channel 0 Data Register (CDR0)	R/W	0x0000_0000	on page 11-22
0x0104	Channel 1 Data Register (CDR1)	R/W	0x0000_0000	on page 11-22
0x0108	Channel 2 Data Register (CDR2)	R/W	0x0000_0000	on page 11-22
0x010C	Channel 3 Data Register (CDR3)	R/W	0x0000_0000	on page 11-22
0x0110	Channel 4 Data Register (CDR4)	R/W	0x0000_0000	on page 11-22
0x0114	Channel 5 Data Register (CDR5)	R/W	0x0000_0000	on page 11-22
0x0118	Channel 6 Data Register (CDR6)	R/W	0x0000_0000	on page 11-22
0x011C	Channel 7 Data Register (CDR7)	R/W	0x0000_0000	on page 11-22
0x0120	Channel 8 Data Register (CDR8)	R/W	0x0000_0000	on page 11-22
0x0124	Channel 9 Data Register (CDR9)	R/W	0x0000_0000	on page 11-22
0x0128	Channel 10 Data Register (CDR10)	R/W	0x0000_0000	on page 11-22
0x012C	Channel 11 Data Register (CDR11)	R/W	0x0000_0000	on page 11-22
0x0130	Channel 12 Data Register (CDR12)	R/W	0x0000_0000	on page 11-22
0x0134	Channel 13 Data Register (CDR13)	R/W	0x0000_0000	on page 11-22
0x0138	Channel 14 Data Register (CDR14)	R/W	0x0000_0000	on page 11-22
0x013C	Channel 15 Data Register (CDR15)	R/W	0x0000_0000	on page 11-22
0x0140–0x027F	Reserved			
0x0280	Threshold Register 4 (THRHLR4)	R/W	0x0FFF_0000	on page 11-16
0x0284	Threshold Register 5 (THRHLR5)	R/W	0x0FFF_0000	on page 11-16
0x0288	Threshold Register 6 (THRHLR6)	R/W	0x0FFF_0000	on page 11-16
0x028C	Threshold Register 7 (THRHLR7)	R/W	0x0FFF_0000	on page 11-16
0x0290	Threshold Register 8 (THRHLR8)	R/W	0x0FFF_0000	on page 11-16
0x0294	Threshold Register 9 (THRHLR9)	R/W	0x0FFF_0000	on page 11-16
0x0298	Threshold Register 10 (THRHLR10)	R/W	0x0FFF_0000	on page 11-16
0x029C	Threshold Register 11 (THRHLR11)	R/W	0x0FFF_0000	on page 11-16
0x02A0	Threshold Register 12 (THRHLR12)	R/W	0x0FFF_0000	on page 11-16
0x02A4	Threshold Register 13 (THRHLR13)	R/W	0x0FFF_0000	on page 11-16
0x02A8	Threshold Register 14 (THRHLR14)	R/W	0x0FFF_0000	on page 11-16

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x02AC	Threshold Register 15 (THRHLR15)	R/W	0x0FFF_0000	on page 11-16
0x02B0	Channel Watchdog Selection Register 0 (CWSEL0)	R/W	0x0000_0000	on page 11-23
0x02B4	Channel Watchdog Selection Register 1 (CWSEL1)	R/W	0x0000_0000	on page 11-23
0x02B8–0x02DF	Reserved			
0x02E0	Channel Watchdog Enable Register 0(CWENR0)	R/W	0x0000_0000	on page 11-24
0x02E4–0x02EF	Reserved			
0x02F0	Analog Watchdog Out of Range Register 0 (AWORR0)	R/W	0x0000_0000	on page 11-25
0x02F4–0x033F	Reserved			
0x0340	Self-Test Configuration Register 1 (STCR1)	R/W	0x1818_2507	on page 11-25
0x0344	Self-Test Configuration Register 2 (STCR2)	R/W	0x0000_0005	on page 11-26
0x0348	Self-Test Configuration Register 3 (STCR3)	R/W	0x0000_0300	on page 11-28
0x034C	Self-Test Baud Rate Register (STBRR)	R/W	0x0005_0000	on page 11-29
0x0350	Self-Test Status Register 1 (STSR1)	R/W	0x0000_0000	on page 11-30
0x0354	Self-Test Status Register 2 (STSR2)	R	0x0000_0000	on page 11-32
0x03358	Self-Test Status Register 3 (STSR3)	R	0x0000_0000	on page 11-33
0x035C	Self-Test Status Register 4 (STSR4)	R	0x0000_0000	on page 11-34
0x0360–0x036F	Reserved			
0x0370	Self-Test Data Register 1 (STDR1)	R	0x0000_0000	on page 11-34
0x0374	Self-Test Data Register 2 (STDR2)	R	0x0000_0000	on page 11-35
0x0378–0x037F	Reserved			
0x0380	Self-Test Analog Watchdog Register 0 (STAW0R)	R/W	0x0727_04C5	on page 11-36
0x0384	Self-Test Analog Watchdog Register 1A (STAW1AR)	R/W	0x0003_0001	on page 11-36
0x0388	Self-Test Analog Watchdog Register 1B (STAW1BR)	R/W	0x03E8_0ED0	on page 11-37
0x038C	Self-Test Analog Watchdog Register 2 (STAW2R)	R/W	0x0000_0FF9	on page 11-37
0x0390	Self-Test Analog Watchdog Register 3 (STAW3R)	R/W	0x086D_0793	on page 11-38
0x0394	Self-Test Analog Watchdog Register 4 (STAW4R)	R/W	0x0828_07D8	on page 11-39
0x0398	Self-Test Analog Watchdog Register 5 (STAW5R)	R/W	0x0010_0010	on page 11-40
0x039C–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
Reserved 0xFFE0_8000 — 0xFFE0_BFFF				
0xFFE0_C000 (LSM/DPM)	CTU_0 Chapter 18, Cross-Triggering Unit (CTU)			
0x0000	Trigger Generator Sub Unit Input Selection Register (TGSISR)	R/W	0x0000_0000	on page 18-6
0x0004	Trigger Generator Sub Unit Control Register (TGSCR)	R/W	0x0000	on page 18-9
0x0006	Trigger 0 Compare Register (T0CR)	R/W	0x0000	on page 18-11
0x0008	Trigger 1 Compare Register (T1CR)	R/W	0x0000	on page 18-11
0x000A	Trigger 2 Compare Register (T2CR)	R/W	0x0000	on page 18-11
0x000C	Trigger 3 Compare Register (T3CR)	R/W	0x0000	on page 18-11
0x000E	Trigger 4 Compare Register (T4CR)	R/W	0x0000	on page 18-11
0x0010	Trigger 5 Compare Register (T5CR)	R/W	0x0000	on page 18-11
0x0012	Trigger 6 Compare Register (T6CR)	R/W	0x0000	on page 18-11
0x0014	Trigger 7 Compare Register (T7CR)	R/W	0x0000	on page 18-11
0x0016	TGS Counter Compare Register (TGSCCR)	R/W	0x0000	on page 18-11
0x0018	TGS Counter Reload Register (TGSCRR)	R/W	0x0000	on page 18-12
0x001A	Reserved			
0x001C	Commands List Control Register 1 (CLCR1)	R/W	0x0000_0000	on page 18-12
0x0020	Commands List Control Register 2 (CLCR2)	R/W	0x0000_0000	on page 18-13
0x0024	Trigger Handler Control Register 1 (THCR1)	R/W	0x0000_0000	on page 18-13
0x0028	Trigger Handler Control Register 2 (THCR2)	R/W	0x0000_0000	on page 18-16
0x002C	Commands List Register 1 (CLR1)	R/W	0x0000	on page 18-19
0x002E	Commands List Register 2 (CLR2)	R/W	0x0000	on page 18-19
0x0030	Commands List Register 3 (CLR3)	R/W	0x0000	on page 18-19
0x0032	Commands List Register 4 (CLR4)	R/W	0x0000	on page 18-19
0x0034	Commands List Register 5 (CLR5)	R/W	0x0000	on page 18-19
0x0036	Commands List Register 6 (CLR6)	R/W	0x0000	on page 18-19
0x0038	Commands List Register 7 (CLR7)	R/W	0x0000	on page 18-19
0x003A	Commands List Register 8 (CLR8)	R/W	0x0000	on page 18-19
0x003C	Commands List Register 9 (CLR9)	R/W	0x0000	on page 18-19
0x003E	Commands List Register 10 (CLR10)	R/W	0x0000	on page 18-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0040	Commands List Register 11 (CLR11)	R/W	0x0000	on page 18-19
0x0042	Commands List Register 12 (CLR12)	R/W	0x0000	on page 18-19
0x0044	Commands List Register 13 (CLR13)	R/W	0x0000	on page 18-19
0x0046	Commands List Register 14 (CLR14)	R/W	0x0000	on page 18-19
0x0048	Commands List Register 15 (CLR15)	R/W	0x0000	on page 18-19
0x004A	Commands List Register 16 (CLR16)	R/W	0x0000	on page 18-19
0x004C	Commands List Register 17 (CLR17)	R/W	0x0000	on page 18-19
0x004E	Commands List Register 18 (CLR18)	R/W	0x0000	on page 18-19
0x0050	Commands List Register 19 (CLR19)	R/W	0x0000	on page 18-19
0x0052	Commands List Register 20 (CLR20)	R/W	0x0000	on page 18-19
0x0054	Commands List Register 21 (CLR21)	R/W	0x0000	on page 18-19
0x0056	Commands List Register 22 (CLR22)	R/W	0x0000	on page 18-19
0x0058	Commands List Register 23 (CLR23)	R/W	0x0000	on page 18-19
0x005A	Commands List Register 24 (CLR24)	R/W	0x0000	on page 18-19
0x005C–0x006B	Reserved			
0x006C	FIFO DMA Control Register (FDCR)	R/W	0x0000_0000	on page 18-21
0x0070	FIFO Control Register (FCR)	R/W	0x0000_0000	on page 18-22
0x0074	FIFO Threshold Register (FTH)	R/W	0x0000_0000	on page 18-24
0x0078–0x007B	Reserved			
0x007C	FIFO Status Register (FST)	R/W	0x0000_0000	on page 18-24
0x0080	FIFO Right Aligned Data Register 0 (FR0)	R	0x0000_0000	on page 18-26
0x0084	FIFO Right Aligned Data Register 1 (FR1)	R	0x0000_0000	on page 18-26
0x0088	FIFO Right Aligned Data Register 2 (FR2)	R	0x0000_0000	on page 18-26
0x008C	FIFO Right Aligned Data Register 3 (FR3)	R	0x0000_0000	on page 18-26
0x0090–0x009F	Reserved			
0x00A0	FIFO Signed Left Aligned Data Register 0 (FI0)	R	0x0000_0000	on page 18-27
0x00A4	FIFO Signed Left Aligned Data Register 1 (FL1)	R	0x0000_0000	on page 18-27
0x00A8	FIFO Signed Left Aligned Data Register 2 (FL2)	R	0x0000_0000	on page 18-27
0x00AC	FIFO Signed Left Aligned Data Register 3 (FL3)	R	0x0000_0000	on page 18-27
0x00B0–0x00BF	Reserved			
0x00C0	Cross Triggering Unit Error Flag Register (CTUEFR)	R/W	0x0000	on page 18-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00C2	Cross Triggering Unit Interrupt Flag Register (CTUIFR)	R/W	0x0000	on page 18-29
0x00C4	Cross Triggering Unit Interrupt Register (CTUIR)	R/W	0x0000	on page 18-30
0x00C6	Control On-Time Register (COTR)	R/W	0x0000	on page 18-31
0x00C8	Cross Triggering Unit Control Register (CTUCR)	R/W	0x0000	on page 18-32
0x00CA	Cross Triggering Unit Digital Filter (CTUDF)	R/W	0x0000	on page 18-34
0x00CC	Cross Triggering Unit Expected Value A Register (CTU_EXPECTED_A)	R/W	0xFFFF	on page 18-34
0x00CE	Cross Triggering Unit Expected Value B Register (CTU_EXPECTED_B)	R/W	0xFFFF	on page 18-34
0x00D0	Cross Triggering Unit Count Range Register (CTU_CNT_RANGE)	R/W	0x0000	on page 18-35
0x00CE–0x3FFF	Reserved			
Reserved 0xFFE1_0000 — 0xFFE1_7FFF				
0xFFE1_8000 (LSM/DPM)	eTimer_0 Chapter 24, Enhanced Motor Control Timer (eTimer)			
Channel 0				
0x0000	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0002	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0004	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0006	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0008	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x000A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x000C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x000E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0010	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0012	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0014	Status Register (STS)	R/W	0x0000	on page 24-18
0x0016	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0018	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x001A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x001C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x001E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 1				
0x0020	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0022	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0024	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0026	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0028	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x002A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x002C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x002E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0030	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0032	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0034	Status Register (STS)	R/W	0x0000	on page 24-18
0x0036	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0038	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x003A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x003C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x003E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 2				
0x0040	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0042	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0044	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0046	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0048	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x004A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x004C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x004E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0050	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0052	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0054	Status Register (STS)	R/W	0x0000	on page 24-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0056	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0058	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x005A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x005C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x005E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 3				
0x0060	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0062	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0064	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0066	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0068	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x006A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x006C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x006E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0070	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0072	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0074	Status Register (STS)	R/W	0x0000	on page 24-18
0x0076	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0078	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x007A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x007C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x007E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 4				
0x0080	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0082	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0084	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0086	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0088	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x008A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x008C	Counter Register (CNTR)	R/W	0x0000	on page 24-12

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x008E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0090	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0092	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0094	Status Register (STS)	R/W	0x0000	on page 24-18
0x0096	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0098	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x009A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x009C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x009E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 5				
0x00A0	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x00A2	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x00A4	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x00A6	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x00A8	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x00AA	Hold Register (HOLD)	R	0x0000	on page 24-11
0x00AC	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x00AE	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x00B0	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x00B2	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x00B4	Status Register (STS)	R/W	0x0000	on page 24-18
0x00B6	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x00B8	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x00BA	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x00BC	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x00BE	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
0x00C0–0x00FF	Reserved			
Watchdog Registers¹⁰				
0x0100	Watchdog Time-out Low Register (WDTOL)	R/W	0x0000	on page 24-24
0x0102	Watchdog Time-out High Register (WDTOH)	R/W	0x0000	on page 24-24

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0104–0x10B	Reserved			
0x010C	Channel Enable Register (ENBL)	R/W	0x003F	on page 24-25
0x010E–0x10F	Reserved			
0x0110	DMA Request 0 Select Register (DREQ0)	R/W	0x0000	on page 24-25
0x0112	DMA Request 1 Select Register (DREQ1)	R/W	0x0000	on page 24-25
0x0114–0x3FFF	Reserved			
0xFFE1_C000 (LSM/DPM)	eTimer_1 Chapter 24, Enhanced Motor Control Timer (eTimer)			
Channel 0				
0x0000	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0002	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0004	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0006	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0008	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x000A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x000C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x000E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0010	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0012	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0014	Status Register (STS)	R/W	0x0000	on page 24-18
0x0016	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0018	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x001A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x001C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x001E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 1				
0x0020	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0022	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0024	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0026	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0028	Load Register (LOAD)	R/W	0x0000	on page 24-11

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x002A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x002C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x002E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0030	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0032	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0034	Status Register (STS)	R/W	0x0000	on page 24-18
0x0036	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0038	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x003A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x003C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x003E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 2				
0x0040	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0042	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0044	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0046	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0048	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x004A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x004C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x004E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0050	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0052	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0054	Status Register (STS)	R/W	0x0000	on page 24-18
0x0056	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0058	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x005A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x005C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x005E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 3				
0x0060	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0062	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0064	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0066	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0068	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x006A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x006C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x006E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0070	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0072	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0074	Status Register (STS)	R/W	0x0000	on page 24-18
0x0076	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0078	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x007A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x007C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x007E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 4				
0x0080	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0082	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0084	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0086	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0088	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x008A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x008C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x008E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0090	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0092	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0094	Status Register (STS)	R/W	0x0000	on page 24-18
0x0096	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0098	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x009A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x009C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x009E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 5				
0x00A0	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x00A2	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x00A4	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x00A6	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x00A8	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x00AA	Hold Register (HOLD)	R	0x0000	on page 24-11
0x00AC	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x00AE	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x00B0	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x00B2	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x00B4	Status Register (STS)	R/W	0x0000	on page 24-18
0x00B6	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x00B8	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x00BA	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x00BC	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x00BE	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
0x00C0–0x3FFF	Reserved			
0xFFE2_0000 (LSM/DPM)	eTimer_2 Chapter 24, Enhanced Motor Control Timer (eTimer)			
Channel 0				
0x0000	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0002	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0004	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0006	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0008	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x000A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x000C	Counter Register (CNTR)	R/W	0x0000	on page 24-12

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x000E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0010	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0012	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0014	Status Register (STS)	R/W	0x0000	on page 24-18
0x0016	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0018	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x001A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x001C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x001E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 1				
0x0020	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0022	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0024	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0026	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0028	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x002A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x002C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x002E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0030	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0032	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0034	Status Register (STS)	R/W	0x0000	on page 24-18
0x0036	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0038	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x003A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x003C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x003E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 2				
0x0040	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0042	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0044	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0046	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0048	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x004A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x004C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x004E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0050	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0052	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0054	Status Register (STS)	R/W	0x0000	on page 24-18
0x0056	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0058	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x005A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x005C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x005E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 3				
0x0060	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0062	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0064	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0066	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0068	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x006A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x006C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x006E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0070	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0072	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0074	Status Register (STS)	R/W	0x0000	on page 24-18
0x0076	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0078	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x007A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x007C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x007E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
Channel 4				
0x0080	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x0082	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x0084	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x0086	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x0088	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x008A	Hold Register (HOLD)	R	0x0000	on page 24-11
0x008C	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x008E	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x0090	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x0092	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x0094	Status Register (STS)	R/W	0x0000	on page 24-18
0x0096	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19
0x0098	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x009A	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x009C	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x009E	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
Channel 5				
0x00A0	Compare Register 1 (COMP1)	R/W	0x0000	on page 24-9
0x00A2	Compare Register 2 (COMP2)	R/W	0x0000	on page 24-9
0x00A4	Capture Register 1 (CAPT1)	R	0x0000	on page 24-10
0x00A6	Capture Register 2 (CAPT2)	R	0x0000	on page 24-10
0x00A8	Load Register (LOAD)	R/W	0x0000	on page 24-11
0x00AA	Hold Register (HOLD)	R	0x0000	on page 24-11
0x00AC	Counter Register (CNTR)	R/W	0x0000	on page 24-12
0x00AE	Control Register 1 (CTRL1)	R/W	0x0000	on page 24-13
0x00B0	Control Register 2 (CTRL2)	R/W	0x0000	on page 24-15
0x00B2	Control Register 3 (CTRL3)	R/W	0x0F00	on page 24-17
0x00B4	Status Register (STS)	R/W	0x0000	on page 24-18
0x00B6	Interrupt and DMA Enable Register (INTDMA)	R/W	0x0000	on page 24-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00B8	Comparator Load Register 1 (CMPLD1)	R/W	0x0000	on page 24-20
0x00BA	Comparator Load Register 2 (CMPLD2)	R/W	0x0000	on page 24-20
0x00BC	Compare and Capture Control Register (CCCTRL)	R/W	0x0000	on page 24-21
0x00BE	Input Filter Register (FILT)	R/W	0x0000	on page 24-23
0x00C0–0x3FFF	Reserved			
0xFFE2_4000 (LSM/DPM)	FlexPWM_0 Chapter 28, Motor Control Pulse Width Modulator Module (FlexPWM)			
0x0000	CNT—Counter Register (Submodule 0)	R	0x0000	on page 28-11
0x0002	INIT—Initial Count Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0004	CTRL2—Control 2 Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0006	CTRL1—Control 1 Register (Submodule 0)	R/W	0x0400	on page 28-14
0x0008	VAL0—Value Register 0 (Submodule 0)	R/W	0x0000	on page 28-16
0x000A	VAL1—Value Register 1 (Submodule 0)	R/W	0x0000	on page 28-17
0x000C	VAL2—Value Register 2 (Submodule 0)	R/W	0x0000	on page 28-17
0x000E	VAL3—Value Register 3 (Submodule 0)	R/W	0x0000	on page 28-18
0x0010	VAL4—Value Register 4 (Submodule 0)	R/W	0x0000	on page 28-18
0x0012	VAL5—Value Register 5 (Submodule 0)	R/W	0x0000	on page 28-19
0x0014–0x0017	Reserved			
0x0018	OCTRL—Output Control Register (Submodule 0)	R/W	0x0000	on page 28-19
0x001A	STS—Status Register (Submodule 0)	R/W	0x0000	on page 28-20
0x001C	INTEN—Interrupt Enable Register (Submodule 0)	R/W	0x0000	on page 28-21
0x001E	DMAEN—DMA Enable Register (Submodule 0)	R/W	0x0000	on page 28-22
0x0020	TCTRL—Output Trigger Control Register (Submodule 0)	R/W	0x0000	on page 28-23
0x0022	DISMAP—Fault Disable Mapping Register (Submodule 0)	R/W	0xFFFF	on page 28-24
0x0024	DTCNT0—Deadtime Count Register 0 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0026	DTCNT1—Deadtime Count Register 1 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0028–0x002F	Reserved			
0x0030	CAPTCTRLX—Capture Control Register X (Submodule 0)	R/W	0x0000	on page 28-25

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0032	CAPTCOMPX—Capture Compare Register X (Submodule 0)	R/W	0x0000	on page 28-27
0x0034	CVAL0—Capture Value 0 Register (Submodule 0)	R	0x0000	on page 28-27
0x0036	CVAL0C—Capture Value 0 Cycle Register (Submodule 0)	R	0x0000	on page 28-27
0x0038	CVAL1—Capture Value 1 Register (Submodule 0)	R	0x0000	on page 28-28
0x003A	CVAL1C—Capture Value 1 Cycle Register (Submodule 0)	R	0x0000	on page 28-28
0x003C–0x004F	Reserved			
0x0050	CNT—Counter Register (Submodule 1)	R	0x0000	on page 28-11
0x0052	INIT—Initial Count Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0054	CTRL2—Control 2 Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0056	CTRL1—Control 1 Register (Submodule 1)	R/W	0x0000	on page 28-14
0x0058	VAL0—Value Register 0 (Submodule 1)	R/W	0x0000	on page 28-16
0x005A	VAL1—Value Register 1 (Submodule 1)	R/W	0x0000	on page 28-17
0x005C	VAL2—Value Register 2 (Submodule 1)	R/W	0x0000	on page 28-17
0x005E	VAL3—Value Register 3 (Submodule 1)	R/W	0x0000	on page 28-18
0x0060	VAL4—Value Register 4 (Submodule 1)	R/W	0x0000	on page 28-18
0x0062	VAL5—Value Register 5 (Submodule 1)	R/W	0x0000	on page 28-19
0x0064–0x0067	Reserved			
0x0068	OCTRL—Output Control Register (Submodule 1)	R/W	0x0000	on page 28-19
0x006A	STS—Status Register (Submodule 1)	R/W	0x0000	on page 28-20
0x006C	INTEN—Interrupt Enable Register (Submodule 1)	R/W	0x0000	on page 28-21
0x006E	DMAEN—DMA Enable Register (Submodule 1)	R/W	0x0000	on page 28-22
0x0070	TCTRL—Output Trigger Control Register (Submodule 1)	R/W	0x0000	on page 28-23
0x0072	DISMAP—Fault Disable Mapping Register (Submodule 1)	R/W	0xFFFF	on page 28-24
0x0074	DTCNT0—Deadtime Count Register 0 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0076	DTCNT1—Deadtime Count Register 1 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0078–0x007F	Reserved			
0x0080	CAPTCTRLX—Capture Control Register X (Submodule 1)	R/W	0x0000	on page 28-25

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0082	CAPTCOMPX—Capture Compare Register X (Submodule 1)	R/W	0x0000	on page 28-27
0x0084	CVAL0—Capture Value 0 Register (Submodule 1)	R	0x0000	on page 28-27
0x0086	CVAL0C—Capture Value 0 Cycle Register (Submodule 1)	R	0x0000	on page 28-27
0x0088	CVAL1—Capture Value 1 Register (Submodule 1)	R	0x0000	on page 28-28
0x008A	CVAL1C—Capture Value 1 Cycle Register (Submodule 1)	R	0x0000	on page 28-28
0x008C–0x009F	Reserved			
0x00A0	CNT—Counter Register (Submodule 2)	R	0x0000	on page 28-11
0x00A2	INIT—Initial Count Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A4	CTRL2—Control 2 Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A6	CTRL1—Control 1 Register (Submodule 2)	R/W	0x0000	on page 28-14
0x00A8	VAL0—Value Register 0 (Submodule 2)	R/W	0x0000	on page 28-16
0x00AA	VAL1—Value Register 1 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AC	VAL2—Value Register 2 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AE	VAL3—Value Register 3 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B0	VAL4—Value Register 4 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B2	VAL5—Value Register 5 (Submodule 2)	R/W	0x0000	on page 28-19
0x00B4–0x00B7	Reserved			
0x00B8	OCTRL—Output Control Register (Submodule 2)	R/W	0x0000	on page 28-19
0x00BA	STS—Status Register (Submodule 2)	R/W	0x0000	on page 28-20
0x00BC	INTEN—Interrupt Enable Register (Submodule 2)	R/W	0x0000	on page 28-21
0x00BE	DMAEN—DMA Enable Register (Submodule 2)	R/W	0x0000	on page 28-22
0x00C0	TCTRL—Output Trigger Control Register (Submodule 2)	R/W	0x0000	on page 28-23
0x00C2	DISMAP—Fault Disable Mapping Register (Submodule 2)	R/W	0xFFFF	on page 28-24
0x00C4	DTCNT0—Deadtime Count Register 0 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C6	DTCNT1—Deadtime Count Register 1 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C8–0x00CF	Reserved			
0x00D0	CAPTCTRLX—Capture Control Register X (Submodule 2)	R/W	0x0000	on page 28-25

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00D2	CAPTCOMPX—Capture Compare Register X (Submodule 2)	R/W	0x0000	on page 28-27
0x00D4	CVAL0—Capture Value 0 Register (Submodule 2)	R	0x0000	on page 28-27
0x00D6	CVAL0C—Capture Value 0 Cycle Register (Submodule 2)	R	0x0000	on page 28-27
0x00D8	CVAL1—Capture Value 1 Register (Submodule 2)	R	0x0000	on page 28-28
0x00DA	CVAL1C—Capture Value 1 Cycle Register (Submodule 2)	R	0x0000	on page 28-28
0x00DC–0x00EF	Reserved			
0x00F0	CNT—Counter Register (Submodule 3)	R	0x0000	on page 28-11
0x00F2	INIT—Initial Count Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F4	CTRL2—Control 2 Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F6	CTRL1—Control 1 Register (Submodule 3)	R/W	0x0000	on page 28-14
0x00F8	VAL0—Value Register 0 (Submodule 3)	R/W	0x0000	on page 28-16
0x00FA	VAL1—Value Register 1 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FC	VAL2—Value Register 2 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FE	VAL3—Value Register 3 (Submodule 3)	R/W	0x0000	on page 28-18
0x0100	VAL4—Value Register 4 (Submodule 3)	R/W	0x0000	on page 28-18
0x0102	VAL5—Value Register 5 (Submodule 3)	R/W	0x0000	on page 28-19
0x0104–0x0107	Reserved			
0x0108	OCTRL—Output Control Register (Submodule 3)	R/W	0x0000	on page 28-19
0x010A	STS—Status Register (Submodule 3)	R/W	0x0000	on page 28-20
0x010C	INTEN—Interrupt Enable Register (Submodule 3)	R/W	0x0000	on page 28-21
0x010E	DMAEN—DMA Enable Register (Submodule 3)	R/W	0x0000	on page 28-22
0x0110	TCTRL—Output Trigger Control Register (Submodule 3)	R/W	0x0000	on page 28-23
0x0112	DISMAP—Fault Disable Mapping Register (Submodule 3)	R/W	0xFFFF	on page 28-24
0x0114	DTCNT0—Deadtime Count Register 0 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0116	DTCNT1—Deadtime Count Register 1 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0118–0x011F	Reserved			
0x0120	CAPTCTRLX—Capture Control Register X (Submodule 3)	R/W	0x0000	on page 28-25

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0122	CAPTCOMPX—Capture Compare Register X (Submodule 3)	R/W	0x0000	on page 28-27
0x0124	CVAL0—Capture Value 0 Register (Submodule 3)	R	0x0000	on page 28-27
0x0126	CVAL0C—Capture Value 0 Cycle Register (Submodule 3)	R	0x0000	on page 28-27
0x0128	CVAL1—Capture Value 1 Register (Submodule 3)	R	0x0000	on page 28-28
0x012A	CVAL1C—Capture Value 1 Cycle Register (Submodule 3)	R	0x0000	on page 28-28
0x012C–0x013F	Reserved			
0x0140	OUTEN—Output Enable Register	R/W	0x0000	on page 28-28
0x142	MASK—Output Mask Register	R/W	0x0000	on page 28-29
0x0144	SWCOUT—Software Controlled Output Register	R/W	0x0000	on page 28-30
0x0146	DTSRCSEL—Deadtime Source Select Register	R/W	0x0000	on page 28-31
0x0148	MCTRL—Master Control Register	R/W	0x0000	on page 28-33
0x014A	Reserved			
0x014C	FCTRL—Fault Control Register	R/W	0x0000	on page 28-34
0x014E	FSTS—Fault Status Register	R/W	0x0000	on page 28-35
0x0150	FFILT—Fault Filter Register	R/W	0x0000	on page 28-36
0x0152–0x3FFF	Reserved			
0xFFE2_8000 (LSM/DPM)	FlexPWM_1 Chapter 28, Motor Control Pulse Width Modulator Module (FlexPWM)			
0x0000	CNT—Counter Register (Submodule 0)	R	0x0000	on page 28-11
0x0002	INIT—Initial Count Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0004	CTRL2—Control 2 Register (Submodule 0)	R/W	0x0000	on page 28-12
0x0006	CTRL1—Control 1 Register (Submodule 0)	R/W	0x0400	on page 28-14
0x0008	VAL0—Value Register 0 (Submodule 0)	R/W	0x0000	on page 28-16
0x000A	VAL1—Value Register 1 (Submodule 0)	R/W	0x0000	on page 28-17
0x000C	VAL2—Value Register 2 (Submodule 0)	R/W	0x0000	on page 28-17
0x000E	VAL3—Value Register 3 (Submodule 0)	R/W	0x0000	on page 28-18
0x0010	VAL4—Value Register 4 (Submodule 0)	R/W	0x0000	on page 28-18
0x0012	VAL5—Value Register 5 (Submodule 0)	R/W	0x0000	on page 28-19
0x0014–0x0017	Reserved			
0x0018	OCTRL—Output Control Register (Submodule 0)	R/W	0x0000	on page 28-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x001A	STS—Status Register (Submodule 0)	R/W	0x0000	on page 28-20
0x001C	INTEN—Interrupt Enable Register (Submodule 0)	R/W	0x0000	on page 28-21
0x001E	DMAEN—DMA Enable Register (Submodule 0)	R/W	0x0000	on page 28-22
0x0020	TCTRL—Output Trigger Control Register (Submodule 0)	R/W	0x0000	on page 28-23
0x0022	DISMAP—Fault Disable Mapping Register (Submodule 0)	R/W	0xFFFF	on page 28-24
0x0024	DTCNT0—Deadtime Count Register 0 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0026	DTCNT1—Deadtime Count Register 1 (Submodule 0)	R/W	0x07FF	on page 28-24
0x0028–0x002F	Reserved			
0x0030	CAPTCTRLX—Capture Control Register X (Submodule 0)	R/W	0x0000	on page 28-25
0x0032	CAPTCOMPX—Capture Compare Register X (Submodule 0)	R/W	0x0000	on page 28-27
0x0034	CVAL0—Capture Value 0 Register (Submodule 0)	R	0x0000	on page 28-27
0x0036	CVAL0C—Capture Value 0 Cycle Register (Submodule 0)	R	0x0000	on page 28-27
0x0038	CVAL1—Capture Value 1 Register (Submodule 0)	R	0x0000	on page 28-28
0x003A	CVAL1C—Capture Value 1 Cycle Register (Submodule 0)	R	0x0000	on page 28-28
0x003C–0x004F	Reserved			
0x0050	CNT—Counter Register (Submodule 1)	R	0x0000	on page 28-11
0x0052	INIT—Initial Count Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0054	CTRL2—Control 2 Register (Submodule 1)	R/W	0x0000	on page 28-12
0x0056	CTRL1—Control 1 Register (Submodule 1)	R/W	0x0000	on page 28-14
0x0058	VAL0—Value Register 0 (Submodule 1)	R/W	0x0000	on page 28-16
0x005A	VAL1—Value Register 1 (Submodule 1)	R/W	0x0000	on page 28-17
0x005C	VAL2—Value Register 2 (Submodule 1)	R/W	0x0000	on page 28-17
0x005E	VAL3—Value Register 3 (Submodule 1)	R/W	0x0000	on page 28-18
0x0060	VAL4—Value Register 4 (Submodule 1)	R/W	0x0000	on page 28-18
0x0062	VAL5—Value Register 5 (Submodule 1)	R/W	0x0000	on page 28-19
0x0064–0x0067	Reserved			
0x0068	OCTRL—Output Control Register (Submodule 1)	R/W	0x0000	on page 28-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x006A	STS—Status Register (Submodule 1)	R/W	0x0000	on page 28-20
0x006C	INTEN—Interrupt Enable Register (Submodule 1)	R/W	0x0000	on page 28-21
0x006E	DMAEN—DMA Enable Register (Submodule 1)	R/W	0x0000	on page 28-22
0x0070	TCTRL—Output Trigger Control Register (Submodule 1)	R/W	0x0000	on page 28-23
0x0072	DISMAP—Fault Disable Mapping Register (Submodule 1)	R/W	0xFFFF	on page 28-24
0x0074	DTCNT0—Deadtime Count Register 0 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0076	DTCNT1—Deadtime Count Register 1 (Submodule 1)	R/W	0x07FF	on page 28-24
0x0078–0x007F	Reserved			
0x0080	CAPTCTRLX—Capture Control Register X (Submodule 1)	R/W	0x0000	on page 28-25
0x0082	CAPTCOMPX—Capture Compare Register X (Submodule 1)	R/W	0x0000	on page 28-27
0x0084	CVAL0—Capture Value 0 Register (Submodule 1)	R	0x0000	on page 28-27
0x0086	CVAL0C—Capture Value 0 Cycle Register (Submodule 1)	R	0x0000	on page 28-27
0x0088	CVAL1—Capture Value 1 Register (Submodule 1)	R	0x0000	on page 28-28
0x008A	CVAL1C—Capture Value 1 Cycle Register (Submodule 1)	R	0x0000	on page 28-28
0x008C–0x009F	Reserved			
0x00A0	CNT—Counter Register (Submodule 2)	R	0x0000	on page 28-11
0x00A2	INIT—Initial Count Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A4	CTRL2—Control 2 Register (Submodule 2)	R/W	0x0000	on page 28-12
0x00A6	CTRL1—Control 1 Register (Submodule 2)	R/W	0x0000	on page 28-14
0x00A8	VAL0—Value Register 0 (Submodule 2)	R/W	0x0000	on page 28-16
0x00AA	VAL1—Value Register 1 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AC	VAL2—Value Register 2 (Submodule 2)	R/W	0x0000	on page 28-17
0x00AE	VAL3—Value Register 3 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B0	VAL4—Value Register 4 (Submodule 2)	R/W	0x0000	on page 28-18
0x00B2	VAL5—Value Register 5 (Submodule 2)	R/W	0x0000	on page 28-19
0x00B4–0x00B7	Reserved			
0x00B8	OCTRL—Output Control Register (Submodule 2)	R/W	0x0000	on page 28-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00BA	STS—Status Register (Submodule 2)	R/W	0x0000	on page 28-20
0x00BC	INTEN—Interrupt Enable Register (Submodule 2)	R/W	0x0000	on page 28-21
0x00BE	DMAEN—DMA Enable Register (Submodule 2)	R/W	0x0000	on page 28-22
0x00C0	TCTRL—Output Trigger Control Register (Submodule 2)	R/W	0x0000	on page 28-23
0x00C2	DISMAP—Fault Disable Mapping Register (Submodule 2)	R/W	0xFFFF	on page 28-24
0x00C4	DTCNT0—Deadtime Count Register 0 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C6	DTCNT1—Deadtime Count Register 1 (Submodule 2)	R/W	0x07FF	on page 28-24
0x00C8–0x00CF	Reserved			
0x00D0	CAPTCTRLX—Capture Control Register X (Submodule 2)	R/W	0x0000	on page 28-25
0x00D2	CAPTCOMPX—Capture Compare Register X (Submodule 2)	R/W	0x0000	on page 28-27
0x00D4	CVAL0—Capture Value 0 Register (Submodule 2)	R	0x0000	on page 28-27
0x00D6	CVAL0C—Capture Value 0 Cycle Register (Submodule 2)	R	0x0000	on page 28-27
0x00D8	CVAL1—Capture Value 1 Register (Submodule 2)	R	0x0000	on page 28-28
0x00DA	CVAL1C—Capture Value 1 Cycle Register (Submodule 2)	R	0x0000	on page 28-28
0x00DC–0x00EF	Reserved			
0x00F0	CNT—Counter Register (Submodule 3)	R	0x0000	on page 28-11
0x00F2	INIT—Initial Count Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F4	CTRL2—Control 2 Register (Submodule 3)	R/W	0x0000	on page 28-12
0x00F6	CTRL1—Control 1 Register (Submodule 3)	R/W	0x0000	on page 28-14
0x00F8	VAL0—Value Register 0 (Submodule 3)	R/W	0x0000	on page 28-16
0x00FA	VAL1—Value Register 1 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FC	VAL2—Value Register 2 (Submodule 3)	R/W	0x0000	on page 28-17
0x00FE	VAL3—Value Register 3 (Submodule 3)	R/W	0x0000	on page 28-18
0x0100	VAL4—Value Register 4 (Submodule 3)	R/W	0x0000	on page 28-18
0x0102	VAL5—Value Register 5 (Submodule 3)	R/W	0x0000	on page 28-19
0x0104–0x0107	Reserved			
0x0108	OCTRL—Output Control Register (Submodule 3)	R/W	0x0000	on page 28-19

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x010A	STS—Status Register (Submodule 3)	R/W	0x0000	on page 28-20
0x010C	INTEN—Interrupt Enable Register (Submodule 3)	R/W	0x0000	on page 28-21
0x010E	DMAEN—DMA Enable Register (Submodule 3)	R/W	0x0000	on page 28-22
0x0110	TCTRL—Output Trigger Control Register (Submodule 3)	R/W	0x0000	on page 28-23
0x0112	DISMAP—Fault Disable Mapping Register (Submodule 3)	R/W	0xFFFF	on page 28-24
0x0114	DTCNT0—Deadtime Count Register 0 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0116	DTCNT1—Deadtime Count Register 1 (Submodule 3)	R/W	0x07FF	on page 28-24
0x0118–0x011F	Reserved			
0x0120	CAPTCTRLX—Capture Control Register X (Submodule 3)	R/W	0x0000	on page 28-25
0x0122	CAPTCOMPX—Capture Compare Register X (Submodule 3)	R/W	0x0000	on page 28-27
0x0124	CVAL0—Capture Value 0 Register (Submodule 3)	R	0x0000	on page 28-27
0x0126	CVAL0C—Capture Value 0 Cycle Register (Submodule 3)	R	0x0000	on page 28-27
0x0128	CVAL1—Capture Value 1 Register (Submodule 3)	R	0x0000	on page 28-28
0x012A	CVAL1C—Capture Value 1 Cycle Register (Submodule 3)	R	0x0000	on page 28-28
0x012C–0x013F	Reserved			
0x0140	OUTEN—Output Enable Register	R/W	0x0000	on page 28-28
0x142	MASK—Output Mask Register	R/W	0x0000	on page 28-29
0x0144	SWCOUT—Software Controlled Output Register	R/W	0x0000	on page 28-30
0x0146	DTSRCSEL—Deadtime Source Select Register	R/W	0x0000	on page 28-31
0x0148	MCTRL—Master Control Register	R/W	0x0000	on page 28-33
0x014A	Reserved			
0x014C	FCTRL—Fault Control Register	R/W	0x0000	on page 28-34
0x014E	FSTS—Fault Status Register	R/W	0x0000	on page 28-35
0x0150	FFILT—Fault Filter Register	R/W	0x0000	on page 28-36
0x0152–0x3FFF	Reserved			
Reserved 0xFFE2_C000 — 0xFFE2_FFFF				

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFE3_0000 (LSM/DPM)	I²C0 Chapter 31, Inter-Integrated Circuit Bus Controller Module (I2C)			
0x0000	I ² C Bus Address Register (IBAD)	R/W	0x00	on page 31-4
0x0001	I ² C Bus Frequency Divider Register (IBFD)	R/W	0x00	on page 31-5
0x0002	I ² C Bus Control Register (IBCR)	R/W	0x80	on page 31-8
0x0003	I ² C Bus Status Register (IBSR)	R/W	0x80	on page 31-9
0x0004	I ² C Bus Data I/O Register (IBDR)	R/W	0x00	on page 31-10
0x0005	I ² C Bus Interrupt Configuration Register (IBIC)	R/W	0x00	on page 31-11
0x0006–0x3FFF	Reserved			
0xFFE3_4000 (LSM/DPM)	I²C1 Chapter 31, Inter-Integrated Circuit Bus Controller Module (I2C)			
0x0000	I ² C Bus Address Register (IBAD)	R/W	0x00	on page 31-4
0x0001	I ² C Bus Frequency Divider Register (IBFD)	R/W	0x00	on page 31-5
0x0002	I ² C Bus Control Register (IBCR)	R/W	0x80	on page 31-8
0x0003	I ² C Bus Status Register (IBSR)	R/W	0x80	on page 31-9
0x0004	I ² C Bus Data I/O Register (IBDR)	R/W	0x00	on page 31-10
0x0005	I ² C Bus Interrupt Configuration Register (IBIC)	R/W	0x00	on page 31-11
0x0006–0x3FFF	Reserved			
0xFFE3_8000 (LSM/DPM)	I²C2 Chapter 31, Inter-Integrated Circuit Bus Controller Module (I2C)			
0x0000	I ² C Bus Address Register (IBAD)	R/W	0x00	on page 31-4
0x0001	I ² C Bus Frequency Divider Register (IBFD)	R/W	0x00	on page 31-5
0x0002	I ² C Bus Control Register (IBCR)	R/W	0x80	on page 31-8
0x0003	I ² C Bus Status Register (IBSR)	R/W	0x80	on page 31-9
0x0004	I ² C Bus Data I/O Register (IBDR)	R/W	0x00	on page 31-10
0x0005	I ² C Bus Interrupt Configuration Register (IBIC)	R/W	0x00	on page 31-11
0x0006–0x3FFF	Reserved			
Reserved 0xFFE3_C000 — 0xFFE3_FFFF				
0xFFE4_0000 (LSM/DPM)	LINFlexD_0 Chapter 34, LIN Controller (LINFlexD)			
0x0000	LIN control register 1 (LINCR1)	R/W	0x0000_00U2	on page 34-25

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0004	LIN interrupt enable register (LINIER)	R/W	0x0000_0000	on page 34-27
0x0008	LIN status register (LINSR)	R/W	0x0000_0040	on page 34-29
0x000C	LIN error status register (LINESR)	R/W	0x0000_0000	on page 34-32
0x0010	UART mode control register (UARTCR)	R/W	0x0000_0000	on page 34-33
0x0014	UART mode status register (UARTSR)	R/W	0x0000_0000	on page 34-36
0x0018	LIN timeout control status register (LINTCSR)	R/W	0x0000_0200	on page 34-38
0x001C	LIN output compare register (LINOOCR)	R/W	0x0000_FFFF	on page 34-39
0x0020	LIN timeout control register (LINTOCR)	R/W	0x0000_0EUB	on page 34-39
0x0024	LIN fractional baud rate register (LINFBR)	R/W	0x0000_0000	on page 34-40
0x0028	LIN integer baud rate register (LINIBRR)	R/W	0x0000_0000	on page 34-40
0x002C	LIN checksum field register (LINCFR)	R/W	0x0000_0000	on page 34-41
0x0030	LIN control register 2 (LINCR2)	R/W	0x0000_U000	on page 34-42
0x0034	Buffer identifier register (BIDR)	R/W	0x0000_0000	on page 34-43
0x0038	Buffer data register least significant (BDRL)	R/W	0x0000_0000	on page 34-44
0x003C	Buffer data register most significant (BDRM)	R/W	0x0000_0000	on page 34-45
0x0040	Identifier filter enable register (IFER)	R/W	0x0000_0000	on page 34-45
0x0044	Identifier filter match index (IFMI)	R/W	0x0000_0000	on page 34-46
0x0048	Identifier filter mode register (IFMR)	R/W	0x0000_0000	on page 34-47
0x004C	Identifier filter control register 0 (IFCR0)	R/W	0x0000_0000	on page 34-47
0x0050	Identifier filter control register 1 (IFCR1)	R/W	0x0000_0000	on page 34-47
0x0054	Identifier filter control register 2 (IFCR2)	R/W	0x0000_0000	on page 34-47
0x0058	Identifier filter control register 3 (IFCR3)	R/W	0x0000_0000	on page 34-47
0x005C	Identifier filter control register 4 (IFCR4)	R/W	0x0000_0000	on page 34-47
0x0060	Identifier filter control register 5 (IFCR5)	R/W	0x0000_0000	on page 34-47
0x0064	Identifier filter control register 6 (IFCR6)	R/W	0x0000_0000	on page 34-47
0x0068	Identifier filter control register 7 (IFCR7)	R/W	0x0000_0000	on page 34-47
0x006C	Identifier filter control register 8 (IFCR8)	R/W	0x0000_0000	on page 34-47
0x0070	Identifier filter control register 9 (IFCR9)	R/W	0x0000_0000	on page 34-47
0x0074	Identifier filter control register 10 (IFCR10)	R/W	0x0000_0000	on page 34-47
0x0078	Identifier filter control register 11 (IFCR11)	R/W	0x0000_0000	on page 34-47
0x007C	Identifier filter control register 12 (IFCR12)	R/W	0x0000_0000	on page 34-47

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0080	Identifier filter control register 13 (IFCR13)	R/W	0x0000_0000	on page 34-47
0x0084	Identifier filter control register 14 (IFCR14)	R/W	0x0000_0000	on page 34-47
0x0088	Identifier filter control register 15 (IFCR15)	R/W	0x0000_0000	on page 34-47
0x008C	Global control register (GCR)	R/W	0x0000_0000	on page 34-48
0x0090	UART preset timeout register (UARTPTO)	R/W	0x0000_0FFF	on page 34-49
0x0094	UART current timeout register (UARTCTO)	R	0x0000_0000	on page 34-50
0x0098	DMA Tx enable register (DMATXE)	R/W	0x0000_0000	on page 34-51
0x009C	DMA Rx enable register (DMARXE)	R/W	0x0000_0000	on page 34-51
0x00A0–0x3FFF	Reserved			
0xFFE4_4000 (LSM/DPM)	LINFlexD_1 Chapter 34, LIN Controller (LINFlexD)			
0x0000	LIN control register 1 (LINCR1)	R/W	0x0000_00U2	on page 34-25
0x0004	LIN interrupt enable register (LINIER)	R/W	0x0000_0000	on page 34-27
0x0008	LIN status register (LINSR)	R/W	0x0000_0040	on page 34-29
0x000C	LIN error status register (LINESR)	R/W	0x0000_0000	on page 34-32
0x0010	UART mode control register (UARTCR)	R/W	0x0000_0000	on page 34-33
0x0014	UART mode status register (UARTSR)	R/W	0x0000_0000	on page 34-36
0x0018	LIN timeout control status register (LINTCSR)	R/W	0x0000_0200	on page 34-38
0x001C	LIN output compare register (LINOOCR)	R/W	0x0000_FFFF	on page 34-39
0x0020	LIN timeout control register (LINTOCR)	R/W	0x0000_0EUB	on page 34-39
0x0024	LIN fractional baud rate register (LINFBR)	R/W	0x0000_0000	on page 34-40
0x0028	LIN integer baud rate register (LINIBRR)	R/W	0x0000_0000	on page 34-40
0x002C	LIN checksum field register (LINCFR)	R/W	0x0000_0000	on page 34-41
0x0030	LIN control register 2 (LINCR2)	R/W	0x0000_U000	on page 34-42
0x0034	Buffer identifier register (BIDR)	R/W	0x0000_0000	on page 34-43
0x0038	Buffer data register least significant (BDRL)	R/W	0x0000_0000	on page 34-44
0x003C	Buffer data register most significant (BDRM)	R/W	0x0000_0000	on page 34-45
0x0040	Identifier filter enable register (IFER)	R/W	0x0000_0000	on page 34-45
0x0044	Identifier filter match index (IFMI)	R/W	0x0000_0000	on page 34-46
0x0048	Identifier filter mode register (IFMR)	R/W	0x0000_0000	on page 34-47
0x004C	Identifier filter control register 0 (IFCR0)	R/W	0x0000_0000	on page 34-47
0x0050	Identifier filter control register 1 (IFCR1)	R/W	0x0000_0000	on page 34-47

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0054	Identifier filter control register 2 (IFCR2)	R/W	0x0000_0000	on page 34-47
0x0058	Identifier filter control register 3 (IFCR3)	R/W	0x0000_0000	on page 34-47
0x005C	Identifier filter control register 4 (IFCR4)	R/W	0x0000_0000	on page 34-47
0x0060	Identifier filter control register 5 (IFCR5)	R/W	0x0000_0000	on page 34-47
0x0064	Identifier filter control register 6 (IFCR6)	R/W	0x0000_0000	on page 34-47
0x0068	Identifier filter control register 7 (IFCR7)	R/W	0x0000_0000	on page 34-47
0x006C	Identifier filter control register 8 (IFCR8)	R/W	0x0000_0000	on page 34-47
0x0070	Identifier filter control register 9 (IFCR9)	R/W	0x0000_0000	on page 34-47
0x0074	Identifier filter control register 10 (IFCR10)	R/W	0x0000_0000	on page 34-47
0x0078	Identifier filter control register 11 (IFCR11)	R/W	0x0000_0000	on page 34-47
0x007C	Identifier filter control register 12 (IFCR12)	R/W	0x0000_0000	on page 34-47
0x0080	Identifier filter control register 13 (IFCR13)	R/W	0x0000_0000	on page 34-47
0x0084	Identifier filter control register 14 (IFCR14)	R/W	0x0000_0000	on page 34-47
0x0088	Identifier filter control register 15 (IFCR15)	R/W	0x0000_0000	on page 34-47
0x008C	Global control register (GCR)	R/W	0x0000_0000	on page 34-48
0x0090	UART preset timeout register (UARTPTO)	R/W	0x0000_0FFF	on page 34-49
0x0094	UART current timeout register (UARTCTO)	R	0x0000_0000	on page 34-50
0x0098	DMA Tx enable register (DMATXE)	R/W	0x0000_0000	on page 34-51
0x009C	DMA Rx enable register (DMARXE)	R/W	0x0000_0000	on page 34-51
0x00A0–0x3FFF	Reserved			
0xFFE4_8000 (LSM/DPM)	LINFlexD_2 Chapter 34, LIN Controller (LINFlexD)			
0x0000	LIN control register 1 (LINCR1)	R/W	0x0000_00U2	on page 34-25
0x0004	LIN interrupt enable register (LINIER)	R/W	0x0000_0000	on page 34-27
0x0008	LIN status register (LINSR)	R/W	0x0000_0040	on page 34-29
0x000C	LIN error status register (LINESR)	R/W	0x0000_0000	on page 34-32
0x0010	UART mode control register (UARTCR)	R/W	0x0000_0000	on page 34-33
0x0014	UART mode status register (UARTSR)	R/W	0x0000_0000	on page 34-36
0x0018	LIN timeout control status register (LINTCSR)	R/W	0x0000_0200	on page 34-38
0x001C	LIN output compare register (LINOOCR)	R/W	0x0000_FFFF	on page 34-39
0x0020	LIN timeout control register (LINTOCR)	R/W	0x0000_0EUB	on page 34-39
0x0024	LIN fractional baud rate register (LINFBR)	R/W	0x0000_0000	on page 34-40

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0028	LIN integer baud rate register (LINIBRR)	R/W	0x0000_0000	on page 34-40
0x002C	LIN checksum field register (LINCFR)	R/W	0x0000_0000	on page 34-41
0x0030	LIN control register 2 (LINCR2)	R/W	0x0000_U000	on page 34-42
0x0034	Buffer identifier register (BIDR)	R/W	0x0000_0000	on page 34-43
0x0038	Buffer data register least significant (BDRL)	R/W	0x0000_0000	on page 34-44
0x003C	Buffer data register most significant (BDRM)	R/W	0x0000_0000	on page 34-45
0x0040	Identifier filter enable register (IFER)	R/W	0x0000_0000	on page 34-45
0x0044	Identifier filter match index (IFMI)	R/W	0x0000_0000	on page 34-46
0x0048	Identifier filter mode register (IFMR)	R/W	0x0000_0000	on page 34-47
0x004C	Identifier filter control register 0 (IFCR0)	R/W	0x0000_0000	on page 34-47
0x0050	Identifier filter control register 1 (IFCR1)	R/W	0x0000_0000	on page 34-47
0x0054	Identifier filter control register 2 (IFCR2)	R/W	0x0000_0000	on page 34-47
0x0058	Identifier filter control register 3 (IFCR3)	R/W	0x0000_0000	on page 34-47
0x005C	Identifier filter control register 4 (IFCR4)	R/W	0x0000_0000	on page 34-47
0x0060	Identifier filter control register 5 (IFCR5)	R/W	0x0000_0000	on page 34-47
0x0064	Identifier filter control register 6 (IFCR6)	R/W	0x0000_0000	on page 34-47
0x0068	Identifier filter control register 7 (IFCR7)	R/W	0x0000_0000	on page 34-47
0x006C	Identifier filter control register 8 (IFCR8)	R/W	0x0000_0000	on page 34-47
0x0070	Identifier filter control register 9 (IFCR9)	R/W	0x0000_0000	on page 34-47
0x0074	Identifier filter control register 10 (IFCR10)	R/W	0x0000_0000	on page 34-47
0x0078	Identifier filter control register 11 (IFCR11)	R/W	0x0000_0000	on page 34-47
0x007C	Identifier filter control register 12 (IFCR12)	R/W	0x0000_0000	on page 34-47
0x0080	Identifier filter control register 13 (IFCR13)	R/W	0x0000_0000	on page 34-47
0x0084	Identifier filter control register 14 (IFCR14)	R/W	0x0000_0000	on page 34-47
0x0088	Identifier filter control register 15 (IFCR15)	R/W	0x0000_0000	on page 34-47
0x008C	Global control register (GCR)	R/W	0x0000_0000	on page 34-48
0x0090	UART preset timeout register (UARTPTO)	R/W	0x0000_0FFF	on page 34-49
0x0094	UART current timeout register (UARTCTO)	R	0x0000_0000	on page 34-50
0x0098	DMA Tx enable register (DMATXE)	R/W	0x0000_0000	on page 34-51
0x009C	DMA Rx enable register (DMARXE)	R/W	0x0000_0000	on page 34-51
0x00A0–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFE4_C000 (LSM/DPM)	LINFlexD_3 Chapter 34, LIN Controller (LINFlexD)			
0x0000	LIN control register 1 (LINC1)	R/W	0x0000_00U2	on page 34-25
0x0004	LIN interrupt enable register (LINIER)	R/W	0x0000_0000	on page 34-27
0x0008	LIN status register (LINSR)	R/W	0x0000_0040	on page 34-29
0x000C	LIN error status register (LINESR)	R/W	0x0000_0000	on page 34-32
0x0010	UART mode control register (UARTCR)	R/W	0x0000_0000	on page 34-33
0x0014	UART mode status register (UARTSR)	R/W	0x0000_0000	on page 34-36
0x0018	LIN timeout control status register (LINTCSR)	R/W	0x0000_0200	on page 34-38
0x001C	LIN output compare register (LINOOCR)	R/W	0x0000_FFFF	on page 34-39
0x0020	LIN timeout control register (LINTOCR)	R/W	0x0000_0EUB	on page 34-39
0x0024	LIN fractional baud rate register (LINFBR)	R/W	0x0000_0000	on page 34-40
0x0028	LIN integer baud rate register (LINIBRR)	R/W	0x0000_0000	on page 34-40
0x002C	LIN checksum field register (LINCFR)	R/W	0x0000_0000	on page 34-41
0x0030	LIN control register 2 (LINC2)	R/W	0x0000_U000	on page 34-42
0x0034	Buffer identifier register (BIDR)	R/W	0x0000_0000	on page 34-43
0x0038	Buffer data register least significant (BDRL)	R/W	0x0000_0000	on page 34-44
0x003C	Buffer data register most significant (BDRM)	R/W	0x0000_0000	on page 34-45
0x0040	Identifier filter enable register (IFER)	R/W	0x0000_0000	on page 34-45
0x0044	Identifier filter match index (IFMI)	R/W	0x0000_0000	on page 34-46
0x0048	Identifier filter mode register (IFMR)	R/W	0x0000_0000	on page 34-47
0x004C	Identifier filter control register 0 (IFCR0)	R/W	0x0000_0000	on page 34-47
0x0050	Identifier filter control register 1 (IFCR1)	R/W	0x0000_0000	on page 34-47
0x0054	Identifier filter control register 2 (IFCR2)	R/W	0x0000_0000	on page 34-47
0x0058	Identifier filter control register 3 (IFCR3)	R/W	0x0000_0000	on page 34-47
0x005C	Identifier filter control register 4 (IFCR4)	R/W	0x0000_0000	on page 34-47
0x0060	Identifier filter control register 5 (IFCR5)	R/W	0x0000_0000	on page 34-47
0x0064	Identifier filter control register 6 (IFCR6)	R/W	0x0000_0000	on page 34-47
0x0068	Identifier filter control register 7 (IFCR7)	R/W	0x0000_0000	on page 34-47
0x006C	Identifier filter control register 8 (IFCR8)	R/W	0x0000_0000	on page 34-47
0x0070	Identifier filter control register 9 (IFCR9)	R/W	0x0000_0000	on page 34-47
0x0074	Identifier filter control register 10 (IFCR10)	R/W	0x0000_0000	on page 34-47

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0078	Identifier filter control register 11 (IFCR11)	R/W	0x0000_0000	on page 34-47
0x007C	Identifier filter control register 12 (IFCR12)	R/W	0x0000_0000	on page 34-47
0x0080	Identifier filter control register 13 (IFCR13)	R/W	0x0000_0000	on page 34-47
0x0084	Identifier filter control register 14 (IFCR14)	R/W	0x0000_0000	on page 34-47
0x0088	Identifier filter control register 15 (IFCR15)	R/W	0x0000_0000	on page 34-47
0x008C	Global control register (GCR)	R/W	0x0000_0000	on page 34-48
0x0090	UART preset timeout register (UARTPTO)	R/W	0x0000_0FFF	on page 34-49
0x0094	UART current timeout register (UARTCTO)	R	0x0000_0000	on page 34-50
0x0098	DMA Tx enable register (DMATXE)	R/W	0x0000_0000	on page 34-51
0x009C	DMA Rx enable register (DMARXE)	R/W	0x0000_0000	on page 34-51
0x00A0–0x3FFF	Reserved			
Reserved 0xFFE5_0000 — 0xFFE6_7FFF				
0xFFE6_8000 (LSM/DPM)	CRCU_0 Chapter 16, Cyclic Redundancy Checker (CRC) Unit			
0x0000	CRC Configuration Register Context 1 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0004	CRC Input Register Context 1 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0008	CRC Current Status Register Context 1 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x000C	CRC Output Register Context 1 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0010	CRC Configuration Register Context 2 (CRC_CFG)	R/W	0x0000_0004	on page 16-3
0x0014	CRC Input Register Context 2 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0018	CRC Current Status Register Context 2 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x001C	CRC Output Register Context 2 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0020	CRC Configuration Register Context 3 (CRC_CFG)	R/W	0x0000_0000	on page 16-3
0x0024	CRC Input Register Context 3 (CRC_INP)	R/W	0x0000_0000	on page 16-4
0x0028	CRC Current Status Register Context 3 (CRC_CSTAT)	R/W	0xFFFF_FFFF	on page 16-4
0x002C	CRC Output Register Context 3 (CRC_OUTP)	R	0xFFFF_FFFF	on page 16-5
0x0030–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFE6_C000 (LSM/DPM)	FCCU Chapter 25, Fault Collection and Control Unit (FCCU)			
0x0000	FCCU Control Register (FCCU_CTRL)	R/W	0x0000_0000	on page 25-6
0x0004	FCCU CTRL Key Register (FCCU_CTRLK)	W	0x0000_0000	on page 25-9
0x0008	FCCU Configuration Register (FCCU_CFG)	R/W	0x0000_0008	on page 25-9
0x000C	FCCU CF Configuration Register 0 (FCCU_CF_CFG0)	R/W	0xFFFF_FFFF	on page 25-11
0x0010	FCCU CF Configuration Register (FCCU_CF_CFG1)	R/W	0x0000_00FF	on page 25-11
0x0014–0x001B	Reserved			
0x001C	FCCU NCF Configuration Register 0 (FCCU_NCF_CFG0)	R/W	0xFFFF_FFFF	on page 25-14
0x0020–0x002B	Reserved			
0x002C	FCCU CFS Configuration Register 0 (FCCU_CFS_CFG0)	R/W	0xAAAA_AAAA	on page 25-16
0x0030	FCCU CFS Configuration Register 1 (FCCU_CFS_CFG1)	R/W	0xAAAA_800A	on page 25-16
0x0034	FCCU CFS Configuration Register 2 (FCCU_CFS_CFG2)	R/W	0xAAAA_082A	on page 25-16
0x0038–0x004B	Reserved			
0x004C	FCCU NCFS Configuration Register 0 (FCCU_NCFS_CFG0)	R/W	0x0000_AAAA	on page 25-17
0x0050	FCCU NCFS Configuration Register 1 (FCCU_NCFS_CFG1)	R/W	0x0000_0000	on page 25-17
0x0054–0x006B	Reserved			
0x006C	FCCU CF Status Register 0 (FCCU_CFS0)	R/W	0x0000_0000	on page 25-18
0x0070	FCCU CF Status Register 1 (FCCU_CFS1)	R/W	0x0000_0000	on page 25-18
0x0074–0x007B	Reserved			
0x007C	FCCU CF Key Register (FCCU_CFK)	W	0x0000_0000	on page 25-20
0x0080	FCCU NCF Status Register 0 (FCCU_NCFS0)	R/W	0x0000_0000	on page 25-21
0x0084–0x008F	Reserved			
0x0090	FCCU NCF Key Register (FCCU_NCFK)	W	0x0000_0000	on page 25-23
0x0094	FCCU NCF Enable Register 0 (FCCU_NCFE0)	R/W	0x06D0_1CFF	on page 25-23
0x0098–0x00A3	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00A4	FCCU NCF Time-out Enable Register 0 (FCCU_NCF_TOE0)	R/W	0x0638_1FFF	on page 25-24
0x00A8–0x00B3	Reserved			
0x00B4	FCCU NCF Time-out Register (FCCU_NCF_TO)	R/W	0x0000_FFFF	on page 25-25
0x00B8	FCCU CFG Timeout Register (FCCU_CFG_TO)	R/W	0x0000_0006	on page 25-25
0x00BC	FCCU I/O Control Register (FCCU_EINOUT)	R/W	0x0000_0000	on page 25-26
0x00C0	FCCU Status Register (FCCU_STAT)	R	0x0000_0000	on page 25-28
0xC4–0xD4	Reserved			
0x00D8	FCCU CF Fake Register (FCCU_CFF)	W	0x0000_0000	on page 25-29
0x00DC	FCCU NCF Fake Register (FCCU_NCFF)	W	0x0000_0000	on page 25-29
0x00E0	FCCU IRQ Status Register (FCCU_IRQ_STAT)	R/W	0x0000_0000	on page 25-30
0x00E4	FCCU IRQ Enable Register (FCCU_IRQ_EN)	R/W	0x0000_0000	on page 25-31
0x00E8	FCCU XTMR Register (FCCU_XTMR)	R	0x0000_0000	on page 25-32
0x00EC	FCCU MCS Register (FCCU_MCS)	R	0x0000_0000	on page 25-33
0x00F0–0x3FFF	Reserved			
Reserved 0xFFE7_0000 — 0xFFEF_FFFF				
0xFFFF_0000 (DPM)	PBRIDGE_0 Chapter 10, Peripheral Bridge (PBRIDGE) Note: In DPM, PBRIDGE_1 is at address 0x8FF0_0000.			
0xFFFF_0000 (LSM)	PBRIDGE_0, PBRIDGE_1 Chapter 10, Peripheral Bridge (PBRIDGE)			
0x0000–0x0007	Master Privilege Registers (MPROT _n) ⁴	R/W	— ⁵	on page 10-4
0x0008–0x001F	Reserved			
0x0020–0x003F	Peripheral Access Control Registers (PACR _n)	R/W	— ⁵	on page 10-5
0x0040–0x006F	Off-Platform Peripheral Access Control Registers (OPACR _n)	R/W	— ⁵	on page 10-7
0x0070–0x3FFF	Reserved			
0xFFFF_0000 (DPM)	XBAR_0 Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR) Note: In DPM, XBAR_1 is at address 0x8FF0_4000.			
0xFFFF_0000 (LSM)	XBAR_0, XBAR_1 Chapter 9, Multi-Layer AHB Crossbar Switch (XBAR)			
0x0000	Master Priority Register for Slave port 0 (MPR0)	R/W	0x7654_3210	on page 9-5

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0004–0x000F	Reserved			
0x0010	General Purpose Control Register for Slave port 0 (SGPCR0)	R/W	0x0000_0000	on page 9-6
0x0014–0x01FF	Reserved			
0x0200	Master Priority Register for Slave port 2 (MPR2)	R/W	0x7654_3210	on page 9-5
0x0204–0x020F	Reserved			
0x0210	General Purpose Control Register for Slave port 2 (SGPCR2)	R/W	0x0000_0000	on page 9-6
0x0214–0x02FF	Reserved			
0x0300	Master Priority Register for Slave port 3 (MPR3)	R/W	0x7654_3210	on page 9-5
0x0304–0x030F	Reserved			
0x0310	General Purpose Control Register for Slave port 3 (SGPCR3)	R/W	0x0000_0000	on page 9-6
0x0314–0x06FF	Reserved			
0x0700	Master Priority Register for Slave port 7 (MPR7)	R/W	0x7654_3210	on page 9-5
0x0704–0x070F	Reserved			
0x0710	General Purpose Control Register for Slave port 7 (SGPCR7)	R/W	0x0000_0000	on page 9-6
0x0714–0x3FFF	Reserved			
0xFFFF_0000 (DPM)	MPU_0 Chapter 38, Memory Protection Unit (MPU) Note: In DPM, MPU_1 is at address 0x8FF1_0000.			
0xFFFF_0000 (LSM)	MPU_0, MPU_1 Chapter 38, Memory Protection Unit (MPU)			
0x0000	MPU Control/Error Status Register (MPU_CESR)	R/W	0x0080_3200	on page 38-10
0x0004–0x000F	Reserved			
0x0010	MPU Error Address Register, Slave Port 0 (MPU_EAR0)	R	0x0000_0000	on page 38-11
0x0014	MPU Error Detail Register, Slave Port 0 (MPU_EDR0)	R	0x0000_0000	on page 38-11
0x0018	MPU Error Address Register, Slave Port 1 (MPU_EAR1)	R	0x0000_0000	on page 38-11
0x001C	MPU Error Detail Register, Slave Port 1 (MPU_EDR1)	R	0x0000_0000	on page 38-11
0x0020	MPU Error Address Register, Slave Port 2 (MPU_EAR2)	R	0x0000_0000	on page 38-11

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0024	MPU Error Detail Register, Slave Port 2 (MPU_EDR2)	R	0x0000_0000	on page 38-11
0x0028–0x03FF	Reserved			
0x0400	MPU Region Descriptor 0 (MPU_RGD0) (128-bit area)			on page 38-13
0x0400	MPU Region Descriptor 0, Word 0 (MPU_RGD0.Word0)	R/W	0x0000_0000	on page 38-13
0x0404	MPU Region Descriptor 0, Word 1 (MPU_RGD0.Word1)	R/W	0xFFFF_FFFF	on page 38-14
0x0408	MPU Region Descriptor 0, Word 2 (MPU_RGD0.Word2)	R/W	0x0061_8600	on page 38-14
0x040C	MPU Region Descriptor 0, Word 3 (MPU_RGD0.Word3)	R/W	0x0000_0000	on page 38-17
0x0410	MPU Region Descriptor 1 (MPU_RGD1) (128-bit area)			on page 38-13
0x0410	MPU Region Descriptor 1, Word 0 (MPU_RGD1.Word0)	R/W	0x0000_0000	on page 38-13
0x0414	MPU Region Descriptor 1, Word 1 (MPU_RGD1.Word1)	R/W	0x0000_001F	on page 38-14
0x0418	MPU Region Descriptor 1, Word 2 (MPU_RGD1.Word2)	R/W	0x0000_0000	on page 38-14
0x041C	MPU Region Descriptor 1, Word 3 (MPU_RGD1.Word3)	R/W	0x0000_0000	on page 38-17
0x0420	MPU Region Descriptor 2 (MPU_RGD2) (128-bit area)			on page 38-13
0x0420	MPU Region Descriptor 2, Word 0 (MPU_RGD2.Word0)	R/W	0x0000_0000	on page 38-13
0x0424	MPU Region Descriptor 2, Word 1 (MPU_RGD2.Word1)	R/W	0x0000_001F	on page 38-14
0x0428	MPU Region Descriptor 20, Word 2 (MPU_RGD2.Word2)	R/W	0x0000_0000	on page 38-14
0x042C	MPU Region Descriptor 2, Word 3 (MPU_RGD2.Word3)	R/W	0x0000_0000	on page 38-17
0x0430	MPU Region Descriptor 3 (MPU_RGD3) (128-bit area)			on page 38-13
0x0430	MPU Region Descriptor 3, Word 0 (MPU_RGD3.Word0)	R/W	0x0000_0000	on page 38-13
0x0434	MPU Region Descriptor 3, Word 1 (MPU_RGD3.Word1)	R/W	0x0000_001F	on page 38-14
0x0438	MPU Region Descriptor 3, Word 2 (MPU_RGD3.Word2)	R/W	0x0000_0000	on page 38-14

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x043C	MPU Region Descriptor 3, Word 3 (MPU_RGD3.Word3)	R/W	0x0000_0000	on page 38-17
0x0440	MPU Region Descriptor 4 (MPU_RGD4) (128-bit area)			on page 38-13
0x0440	MPU Region Descriptor 4, Word 0 (MPU_RGD4.Word0)	R/W	0x0000_0000	on page 38-13
0x0444	MPU Region Descriptor 4, Word 1 (MPU_RGD4.Word1)	R/W	0x0000_001F	on page 38-14
0x0448	MPU Region Descriptor 4, Word 2 (MPU_RGD4.Word2)	R/W	0x0000_0000	on page 38-14
0x044C	MPU Region Descriptor 4, Word 3 (MPU_RGD4.Word3)	R/W	0x0000_0000	on page 38-17
0x0450	MPU Region Descriptor 5 (MPU_RGD5) (128-bit area)			on page 38-13
0x0450	MPU Region Descriptor 5, Word 0 (MPU_RGD5.Word0)	R/W	0x0000_0000	on page 38-13
0x0454	MPU Region Descriptor 5, Word 1 (MPU_RGD5.Word1)	R/W	0x0000_001F	on page 38-14
0x0458	MPU Region Descriptor 5, Word 2 (MPU_RGD5.Word2)	R/W	0x0000_0000	on page 38-14
0x045C	MPU Region Descriptor 5, Word 3 (MPU_RGD5.Word3)	R/W	0x0000_0000	on page 38-17
0x0460	MPU Region Descriptor 6 (MPU_RGD6) (128-bit area)			on page 38-13
0x0460	MPU Region Descriptor 6, Word 0 (MPU_RGD6.Word0)	R/W	0x0000_0000	on page 38-13
0x0464	MPU Region Descriptor 6, Word 1 (MPU_RGD6.Word1)	R/W	0x0000_001F	on page 38-14
0x0468	MPU Region Descriptor 6, Word 2 (MPU_RGD6.Word2)	R/W	0x0000_0000	on page 38-14
0x046C	MPU Region Descriptor 6, Word 3 (MPU_RGD6.Word3)	R/W	0x0000_0000	on page 38-17
0x0470	MPU Region Descriptor 7 (MPU_RGD7) (128-bit area)			on page 38-13
0x0470	MPU Region Descriptor 7, Word 0 (MPU_RGD7.Word0)	R/W	0x0000_0000	on page 38-13
0x0474	MPU Region Descriptor 7, Word 1 (MPU_RGD7.Word1)	R/W	0x0000_001F	on page 38-14
0x0478	MPU Region Descriptor 7, Word 2 (MPU_RGD7.Word2)	R/W	0x0000_0000	on page 38-14
0x047C	MPU Region Descriptor 7, Word 3 (MPU_RGD7.Word3)	R/W	0x0000_0000	on page 38-17

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0480	MPU Region Descriptor 8 (MPU_RGD8) (128-bit area)			on page 38-13
0x0480	MPU Region Descriptor 8, Word 0 (MPU_RGD8.Word0)	R/W	0x0000_0000	on page 38-13
0x0484	MPU Region Descriptor 8, Word 1 (MPU_RGD8.Word1)	R/W	0x0000_001F	on page 38-14
0x0488	MPU Region Descriptor 8, Word 2 (MPU_RGD8.Word2)	R/W	0x0000_0000	on page 38-14
0x048C	MPU Region Descriptor 8, Word 3 (MPU_RGD8.Word3)	R/W	0x0000_0000	on page 38-17
0x0490	MPU Region Descriptor 9 (MPU_RGD9) (128-bit area)			on page 38-13
0x0490	MPU Region Descriptor 9, Word 0 (MPU_RGD9.Word0)	R/W	0x0000_0000	on page 38-13
0x0494	MPU Region Descriptor 9, Word 1 (MPU_RGD9.Word1)	R/W	0x0000_001F	on page 38-14
0x0498	MPU Region Descriptor 9, Word 2 (MPU_RGD9.Word2)	R/W	0x0000_0000	on page 38-14
C0x049	MPU Region Descriptor 9, Word 3 (MPU_RGD9.Word3)	R/W	0x0000_0000	on page 38-17
0x04A0	MPU Region Descriptor 10 (MPU_RGD10) (128-bit area)			on page 38-13
0x04A0	MPU Region Descriptor 10, Word 0 (MPU_RGD10.Word0)	R/W	0x0000_0000	on page 38-13
0x04A4	MPU Region Descriptor 10, Word 1 (MPU_RGD10.Word1)	R/W	0x0000_001F	on page 38-14
0x04A8	MPU Region Descriptor 10, Word 2 (MPU_RGD10.Word2)	R/W	0x0000_0000	on page 38-14
0x04AC	MPU Region Descriptor 10, Word 3 (MPU_RGD10.Word3)	R/W	0x0000_0000	on page 38-17
0x04B0	MPU Region Descriptor 11 (MPU_RGD11) (128-bit area)			on page 38-13
0x04B0	MPU Region Descriptor 11, Word 0 (MPU_RGD11.Word0)	R/W	0x0000_0000	on page 38-13
0x04B4	MPU Region Descriptor 11, Word 1 (MPU_RGD11.Word1)	R/W	0x0000_001F	on page 38-14
0x04B8	MPU Region Descriptor 11, Word 2 (MPU_RGD11.Word2)	R/W	0x0000_0000	on page 38-14
0x04BC	MPU Region Descriptor 11, Word 3 (MPU_RGD11.Word3)	R/W	0x0000_0000	on page 38-17
0x04C0	MPU Region Descriptor 12 (MPU_RGD12) (128-bit area)			on page 38-13

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x04C0	MPU Region Descriptor 12, Word 0 (MPU_RGD12.Word0)	R/W	0x0000_0000	on page 38-13
0x04C4	MPU Region Descriptor 12, Word 1 (MPU_RGD12.Word1)	R/W	0x0000_001F	on page 38-14
0x04C8	MPU Region Descriptor 12, Word 2 (MPU_RGD12.Word2)	R/W	0x0000_0000	on page 38-14
0x04CC	MPU Region Descriptor 12, Word 3 (MPU_RGD12.Word3)	R/W	0x0000_0000	on page 38-17
0x04D0	MPU Region Descriptor 13 (MPU_RGD13) (128-bit area)			on page 38-13
0x04D0	MPU Region Descriptor 13, Word 0 (MPU_RGD13.Word0)	R/W	0x0000_0000	on page 38-13
0x04D4	MPU Region Descriptor 13, Word 1 (MPU_RGD13.Word1)	R/W	0x0000_001F	on page 38-14
0x04D8	MPU Region Descriptor 13, Word 2 (MPU_RGD13.Word2)	R/W	0x0000_0000	on page 38-14
0x04DC	MPU Region Descriptor 13, Word 3 (MPU_RGD13.Word3)	R/W	0x0000_0000	on page 38-17
0x04E0	MPU Region Descriptor 14 (MPU_RGD14) (128-bit area)			on page 38-13
0x04E0	MPU Region Descriptor 14, Word 0 (MPU_RGD14.Word0)	R/W	0x0000_0000	on page 38-13
0x04E4	MPU Region Descriptor 14, Word 1 (MPU_RGD14.Word1)	R/W	0x0000_001F	on page 38-14
0x04E8	MPU Region Descriptor 14, Word 2 (MPU_RGD14.Word2)	R/W	0x0000_0000	on page 38-14
0x04EC	MPU Region Descriptor 14, Word 3 (MPU_RGD14.Word3)	R/W	0x0000_0000	on page 38-17
0x04F0	MPU Region Descriptor 15 (MPU_RGD15) (128-bit area)			on page 38-13
0x04F0	MPU Region Descriptor 15, Word 0 (MPU_RGD15.Word0)	R/W	0x0000_0000	on page 38-13
0x04F4	MPU Region Descriptor 15, Word 1 (MPU_RGD15.Word1)	R/W	0x0000_001F	on page 38-14
0x04F8	MPU Region Descriptor 15, Word 2 (MPU_RGD15.Word2)	R/W	0x0000_0000	on page 38-14
0x04FC	MPU Region Descriptor 15, Word 3 (MPU_RGD15.Word3)	R/W	0x0000_0000	on page 38-17
0x0500–0x07FF	Reserved			
0x0800	MPU RGD Alternate Access Control 0 (MPU_RGDAAC0)	R/W	0x0061_8600	on page 38-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0804	MPU RGD Alternate Access Control 1 (MPU_RGDAAC1)	R/W	0x0000_0000	on page 38-18
0x0808	MPU RGD Alternate Access Control 2 (MPU_RGDAAC2)	R/W	0x0000_0000	on page 38-18
0x080C	MPU RGD Alternate Access Control 3 (MPU_RGDAAC3)	R/W	0x0000_0000	on page 38-18
0x0810	MPU RGD Alternate Access Control 4 (MPU_RGDAAC4)	R/W	0x0000_0000	on page 38-18
0x0814	MPU RGD Alternate Access Control 5 (MPU_RGDAAC5)	R/W	0x0000_0000	on page 38-18
0x0818	MPU RGD Alternate Access Control 6 (MPU_RGDAAC6)	R/W	0x0000_0000	on page 38-18
0x081C	MPU RGD Alternate Access Control 7 (MPU_RGDAAC7)	R/W	0x0000_0000	on page 38-18
0x0820	MPU RGD Alternate Access Control 8 (MPU_RGDAAC8)	R/W	0x0000_0000	on page 38-18
0x0824	MPU RGD Alternate Access Control 9 (MPU_RGDAAC9)	R/W	0x0000_0000	on page 38-18
0x0828	MPU RGD Alternate Access Control 10 (MPU_RGDAAC10)	R/W	0x0000_0000	on page 38-18
0x082C	MPU RGD Alternate Access Control 11 (MPU_RGDAAC11)	R/W	0x0000_0000	on page 38-18
0x0830	MPU RGD Alternate Access Control 12 (MPU_RGDAAC12)	R/W	0x0000_0000	on page 38-18
0x0834	MPU RGD Alternate Access Control 13 (MPU_RGDAAC13)	R/W	0x0000_0000	on page 38-18
0x0838	MPU RGD Alternate Access Control 14 (MPU_RGDAAC14)	R/W	0x0000_0000	on page 38-18
0x083C	MPU RGD Alternate Access Control 15 (MPU_RGDAAC15)	R/W	0x0000_0000	on page 38-18
0x0840–0x3FFF	Reserved			
Reserved 0xFFF1_4000 — 0xFFF2_3FFF				
0xFFF2_4000 (LSM)	Reserved when device is in LSM			
0xFFF2_4000 (DPM)	SEMA4_0 Chapter 47, Semaphore Unit (SEMA4)			
0x0000	Semaphores gate 0 (SEMA4_Gate00)	R/W	0x00	on page 47-5

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0001	Semaphores gate 1 (SEMA4_Gate01)	R/W	0x00	on page 47-5
0x0002	Semaphores gate 2 (SEMA4_Gate02)	R/W	0x00	on page 47-5
0x0003	Semaphores gate 3 (SEMA4_Gate03)	R/W	0x00	on page 47-5
0x0004	Semaphores gate 4 (SEMA4_Gate04)	R/W	0x00	on page 47-5
0x0005	Semaphores gate 5 (SEMA4_Gate05)	R/W	0x00	on page 47-5
0x0006	Semaphores gate 6 (SEMA4_Gate06)	R/W	0x00	on page 47-5
0x0007	Semaphores gate 7 (SEMA4_Gate07)	R/W	0x00	on page 47-5
0x0008	Semaphores gate 8 (SEMA4_Gate08)	R/W	0x00	on page 47-5
0x0009	Semaphores gate 9 (SEMA4_Gate09)	R/W	0x00	on page 47-5
0x000A	Semaphores gate 10 (SEMA4_Gate10)	R/W	0x00	on page 47-5
0x000B	Semaphores gate 11 (SEMA4_Gate11)	R/W	0x00	on page 47-5
0x000C	Semaphores gate 12 (SEMA4_Gate12)	R/W	0x00	on page 47-5
0x000D	Semaphores gate 13 (SEMA4_Gate13)	R/W	0x00	on page 47-5
0x000E	Semaphores gate 14 (SEMA4_Gate14)	R/W	0x00	on page 47-5
0x000F	Semaphores gate 15 (SEMA4_Gate15)	R/W	0x00	on page 47-5
0x0010–0x003F	Reserved			
00x040	Semaphores CP0 IRQ notification enable (SEMA4_CP0INE)	R/W	0x0000	on page 47-5
0x0042–0x0047	Reserved			
0x0048	Semaphores CP1 IRQ notification enable (SEMA4_CP1INE)	R/W	0x0000	on page 47-5
0x004A–0x007F	Reserved			
0x0080	Semaphores CP0 IRQ notification (SEMA4_CP0NTF)	R	0x0000	on page 47-6
0x0082–0x0087	Reserved			
0x0088	Semaphores CP1 IRQ notification (SEMA4_CP1NTF)	R	0x0000	on page 47-5
0x008A–0x00FF	Reserved			
0x0100	Semaphores reset gate (SEMA4_RSTGT)	R/W	0x0000	on page 47-7
0x0102	Reserved			
0x0104	Semaphores reset IRQ notification (SEMA4_RSTNTF)	R/W	0x0000	on page 47-8
0x0106–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
Reserved 0xFFFF2_8000 — 0xFFFF3_7FFF				
0xFFFF3_8000 (DPM)	SWT_0 Chapter 52, Software Watchdog Timer (SWT) Note: In DPM, SWT_1 is at address 0x8FF3_8000.			
0xFFFF3_8000 (LSM)	SWT_0, SWT_1 Chapter 52, Software Watchdog Timer (SWT)			
0x0000	SWT Control Register (SWT_CR)	R/W	0xFF00_011B	on page 52-2
0x0004	SWT Interrupt Register (SWT_IR)	R/W	0x0000_0000	on page 52-4
0x0008	SWT Time-out Register (SWT_TO)	R/W	0x0003_FDE0	on page 52-4
0x000C	SWT Window Register (SWT_WN)	R/W	0x0000_0000	on page 52-5
0x0010	SWT Service Register (SWT_SR)	W	0x0000_0000	on page 52-6
0x0014	SWT Counter Output Register (SWT_CO)	R	0x0000_0000	on page 52-6
0x0018	SWT Service Key Register (SWT_SK)	W	0x0000_0000	on page 52-7
0x001C–0x3FFF	Reserved			
0xFFFF3_C000 (DPM)	STM_0 Chapter 51, System Timer Module (STM) Note: In DPM, STM_1 is at address 0x8FF3_C000.			
0xFFFF3_C000 (LSM)	STM_0, STM_1 Chapter 51, System Timer Module (STM)			
0x0000	STM Control Register (STM_CR)	R/W	0x0000_0000	on page 51-3
0x0004	STM Counter Value (STM_CNT)	R/W	0x0000_0000	on page 51-3
0x0008–0x000C	Reserved			
0x0010	STM Channel 0 Control Register (STM_CCR0)	R/W	0x0000_0000	on page 51-4
0x0014	STM Channel 0 Interrupt Register (STM_CIR0)	R/W	0x0000_0000	on page 51-5
0x0018	STM Channel 0 Compare Register (STM_CMP0)	R/W	0x0000_0000	on page 51-5
0x001C	Reserved			
0x0020	STM Channel 1 Control Register (STM_CCR1)	R/W	0x0000_0000	on page 51-4
0x0024	STM Channel 1 Interrupt Register (STM_CIR1)	R/W	0x0000_0000	on page 51-5
0x0028	STM Channel 1 Compare Register (STM_CMP1)	R/W	0x0000_0000	on page 51-5
0x002C	Reserved			
0x0030	STM Channel 2 Control Register (STM_CCR2)	R/W	0x0000_0000	on page 51-4
0x0034	STM Channel 2 Interrupt Register (STM_CIR2)	R/W	0x0000_0000	on page 51-5

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0038	STM Channel 2 Compare Register (STM_CMP2)	R/W	0x0000_0000	on page 51-5
0x003C	Reserved			
0x0040	STM Channel 3 Control Register (STM_CCR3)	R/W	0x0000_0000	on page 51-4
0x0044	STM Channel 3 Interrupt Register (STM_CIR3)	R/W	0x0000_0000	on page 51-5
0x0048	STM Channel 3 Compare Register (STM_CMP3)	R/W	0x0000_0000	on page 51-5
0x004C–0x3FFF	Reserved			
0xFFFF4_0000 (DPM)	ECSM_0 Chapter 23, Error Correction Status Module (ECSM) Note: In DPM, ECSM_1 is at address 0x8FF4_0000.			
0xFFFF4_0000 (LSM)	ECSM_0, ECSM_1 Chapter 23, Error Correction Status Module (ECSM)			
0x0000	Processor Core Type register (PCT)	R	0xE760	on page 23-4
0x0002	Revision register (REV)	R	0x0000	on page 23-5
0x0004–0x0007	Reserved			
0x0008	IPS Module Configuration (IMC)	R	0xC843_F800	on page 23-5
0x000C–0x000E	Reserved			
0x000F	Miscellaneous Reset Status Register (MRSR)	R	0x00	on page 23-6
0x0010–0x001E	Reserved			
0x001F	Miscellaneous Interrupt Register (MIR)	R/W	0x00	on page 23-7
0x0020	Reserved			
0x0024	Miscellaneous User-Defined Control Register (MUDCR)	R/W	0x4000_0000	on page 23-8
0x0028–0x0042	Reserved			
0x0043	ECC Configuration Register (ECR)	R/W	0x00	on page 23-10
0x0044–0x0046	Reserved			
0x0047	ECC Status Register (ESR)	R/W	0x00	on page 23-11
0x0048–0x0049	Reserved			
0x004A	ECC Error Generation Register (EEGR)	R/W	0x0000	on page 23-13
0x004C–0x004F	Reserved			
0x0050	Flash ECC Address Register (FEAR)	R	0xUUUU_UUUU	on page 23-16
0x0055	Reserved			
0x0056	Flash ECC Master Number Register (FEMR)	R	0xUUUU_UUUU	on page 23-17
0x0057	Flash ECC Attributes Register (FEAT)	R	0xUUUU_UUUU	on page 23-18

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0058	Flash ECC Data Register High (FEDRH)	R	0xUUUU_UUUU	on page 23-19
0x005C	Flash ECC Data Register Low (FEDRL)	R	0xUUUU_UUUU	on page 23-19
0x0060	RAM ECC Address Register (REAR)	R	0xUUUU_UUUU	on page 23-20
0x0064	Reserved			
0x0065	RAM ECC Syndrome Register (RESR)	R	0xUU	on page 23-20
0x0066	RAM ECC Master Number Register (REMR)	R	0xUU	on page 23-22
0x0067	RAM ECC Attributes (REAT) register	R	0xUU	on page 23-22
0x0068	RAM ECC Data Register High (REDRH)	R	0xUUUU_UUUU	on page 23-23
0x006C	RAM ECC Data Register Low (REDRL)	R	0xUUUU_UUUU	on page 23-23
0x0070–0x3FFF	Reserved			
0xFF4_4000 (DPM)	DMA_0 Chapter 19, Enhanced Direct Memory Access (eDMA) Note: In DPM, DMA_1 is at address 0x8FF4_4000.			
0xFF4_4000 (LSM)	DMA_0, DMA_1 Chapter 19, Enhanced Direct Memory Access (eDMA)			
0x0000	DMA Control Register (DMACR)	R/W	0x0000_0400	on page 19-12
0x0004	DMA Error Status (DMAES)	R	0x0000_0000	on page 19-14
0x0008	Reserved			
0x000C	DMA Enable Request Low (DMAERQL, Channels 31–00)	R/W	0x0000_0000	on page 19-17
0x0010	Reserved			
0x0014	DMA Enable Error Interrupt Low (DMAEEIL, Channels 31–00)	R/W	0x0000_0000	on page 19-18
0x0018	DMA Set Enable Request (DMASERQ)	W	0x00	on page 19-19
0x0019	DMA Clear Enable Request (DMACERQ)	W	0x00	on page 19-19
0x001A	DMA Set Enable Error Interrupt (DMASEEI)	W	0x00	on page 19-20
0x001B	DMA Clear Enable Error Interrupt (DMACEEI)	W	0x00	on page 19-20
0x001C	DMA Clear Interrupt Request (DMACINT)	W	0x00	on page 19-21
0x001D	DMA Clear Error (DMACERR)	W	0x00	on page 19-22
0x001E	DMA Set Start Bit (DMASSRT)	W	0x00	on page 19-22
0x001F	DMA Clear Done Status Bit (DMACDNE)	W	0x00	on page 19-23
0x0020	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0024	DMA Interrupt Request Low (DMAINTL, Channels 31–00)	R/W	0x0000_0000	on page 19-24
0x0028	Reserved			
0x002C	DMA Error Low (DMAERRL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0030	Reserved			
0x0034	DMA Hardware Request Status Low (DMAHRSL, Channels 31–00)	R/W	0x0000_0000	on page 19-25
0x0038	DMA General Purpose Output Register (DMAGPOR)	R/W	0x0000_0000	on page 19-26
0x003C–0x00FF	Reserved			
0x0100	DMA Channel 0 Priority (DCHPRI0)	R/W	0x00	on page 19-27
0x0101	DMA Channel 1 Priority (DCHPRI1)	R/W	0x01	on page 19-27
0x0102	DMA Channel 2 Priority (DCHPRI2)	R/W	0x02	on page 19-27
0x0103	DMA Channel 3 Priority (DCHPRI3)	R/W	0x03	on page 19-27
0x0104	DMA Channel 4 Priority (DCHPRI4)	R/W	0x04	on page 19-27
0x0105	DMA Channel 5 Priority (DCHPRI5)	R/W	0x05	on page 19-27
0x0106	DMA Channel 6 Priority (DCHPRI6)	R/W	0x06	on page 19-27
0x0107	DMA Channel 7 Priority (DCHPRI7)	R/W	0x07	on page 19-27
0x0108	DMA Channel 8 Priority (DCHPRI8)	R/W	0x08	on page 19-27
0x0109	DMA Channel 9 Priority (DCHPRI9)	R/W	0x09	on page 19-27
0x010A	DMA Channel 10 Priority (DCHPRI10)	R/W	0x0A	on page 19-27
0x010B	DMA Channel 11 Priority (DCHPRI11)	R/W	0x0B	on page 19-27
0x010C	DMA Channel 12 Priority (DCHPRI12)	R/W	0x0C	on page 19-27
0x010D	DMA Channel 13 Priority (DCHPRI13)	R/W	0x0D	on page 19-27
0x010E	DMA Channel 14 Priority (DCHPRI14)	R/W	0x0E	on page 19-27
0x010F	DMA Channel 15 Priority (DCHPRI15)	R/W	0x0F	on page 19-27
0x0110	DMA Channel 16 Priority (DCHPRI16)	R/W	0x10	on page 19-27
0x0111	DMA Channel 17 Priority (DCHPRI17)	R/W	0x11	on page 19-27
0x0112	DMA Channel 18 Priority (DCHPRI18)	R/W	0x12	on page 19-27
0x0113	DMA Channel 19 Priority (DCHPRI19)	R/W	0x13	on page 19-27
0x0114	DMA Channel 20 Priority (DCHPRI20)	R/W	0x14	on page 19-27
0x0115	DMA Channel 21 Priority (DCHPRI21)	R/W	0x15	on page 19-27
0x0116	DMA Channel 22 Priority (DCHPRI22)	R/W	0x16	on page 19-27

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0117	DMA Channel 23 Priority (DCHPRI23)	R/W	0x17	on page 19-27
0x0118	DMA Channel 24 Priority (DCHPRI24)	R/W	0x18	on page 19-27
0x0119	DMA Channel 25 Priority (DCHPRI25)	R/W	0x19	on page 19-27
0x011A	DMA Channel 26 Priority (DCHPRI26)	R/W	0x1A	on page 19-27
0x011B	DMA Channel 27 Priority (DCHPRI27)	R/W	0x1B	on page 19-27
0x011C	DMA Channel 28 Priority (DCHPRI28)	R/W	0x1C	on page 19-27
0x011D	DMA Channel 29 Priority (DCHPRI29)	R/W	0x1D	on page 19-27
0x011E	DMA Channel 30 Priority (DCHPRI30)	R/W	0x1E	on page 19-27
0x011F	DMA Channel 31 Priority (DCHPRI31)	R/W	0x1F	on page 19-27
0x0120–0x0FFF	Reserved			
0x1000–0x11FC	TCD00–TCD15	R/W	— ⁵	on page 19-28
0x1200–0x13FC	TCD16–TCD31	R/W	— ⁵	on page 19-28
0x1400–0x3FFF	Reserved			
0xFF4_4000 (DPM)	INTC_0 Chapter 32, Interrupt Controller (INTC) Note: In DPM, INTC_1 is at address 0x8FF4_8000.			
0xFF4_4000 (LSM)	INTC_0, INTC_1 Chapter 32, Interrupt Controller (INTC)			
0x0000	INTC Block Configuration Register (INTC_BCR)	R/W	0x0000_0000	on page 32-5
0x0004	Reserved			
0x0008	INTC Current Priority Register for Processor 0 (INTC_CPR_PRC0)	R/W	0x0000_000F	on page 32-6
0x000C	Reserved			
0x0010	INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR_PRC0)	R/W	0x0000_0000	on page 32-7
0x0014	Reserved			
0x0018	INTC End Of Interrupt Register for Processor 0 (INTC_EOIR_PRC0)	R	0x0000_0000	on page 32-8
0x001C	Reserved			
0x0020	INTC Software Set/Clear Interrupt Register 0–3 (INTC_SSCIR0_3)	R/W	0x0000_0000	on page 32-9
0x0024	INTC Software Set/Clear Interrupt Register 4–7 (INTC_SSCIR4_7)	R/W	0x0000_0000	on page 32-9
0x0028–0x003C	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0040–0x0190 ¹¹	INTC_PSR0_3—INTC priority select register 0 – 3 to INTC_PSR336 — INTC priority select register 336 ¹²	R/W	0x0000_0000	on page 32-10
0x0194–0x3FFF	Reserved			
0xFFFF4_C000 (LSM/DPM)	FEC Chapter 26, Fast Ethernet Controller (FEC)			
0x0000	FEC_ID—FEC Identification Register	R	0x0000_0600	on page 26-9
0x0004	EIR—Interrupt Event Register	R/W	0x0000_0000	on page 26-10
0x0008	EIMR—Interrupt Mask Register	R/W	0x0000_0000	on page 26-12
0x000C–0x000F	Reserved			
0x0010	RDAR—Receive Descriptor Active Register	R/W	0x0000_0000	on page 26-14
0x0014	TDAR—Transmit Descriptor Active Register	R/W	0x0000_0000	on page 26-14
0x0018–0x0023	Reserved			
0x0024	ECR—Ethernet Control Register	R/W	0xF000_0000	on page 26-15
0x0028–0x003F	Reserved			
0x0040	MMFR—MII Management Frame Register	R/W	0xUUUU_UUU U	on page 26-16
0x0044	MSCR—MII Speed Control Register	R/W	0x0000_0000	on page 26-17
0x0048–0x0063	Reserved			
0x0064	MIBC—MIB Control/Status Register	R/W	0xC000_0000	on page 26-18
0x0068–0x0083	Reserved			
0x0084	RCR—Receive Control Register	R/W	0x05EE_0001	on page 26-19
0x0088	R_HASH—Receive Hash Register	R/W	0x0000_0000	on page 26-20
0x008C–0x00C3	Reserved			
0x00C4	TCR—Transmit Control Register	R/W	0x0000_0000	on page 26-21
0x00C8–0x00E3	Reserved			
0x00E4	PALR—MAC Address Low Register	R/W	0xUUUU_UUUU	on page 26-22
0x00E8	PAUR—MAC Address Upper Register + Type Field	R/W	0xUUUU_8808	on page 26-23
0x00EC	OPD—Opcode/Pause Duration Register	R/W	0x0001_UUUU	on page 26-23
0x00F0–0x0117	Reserved			
0x0118	IAUR—Descriptor Individual Upper Address Register	R/W	0xUUUU_UUUU	on page 26-24

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x011C	IALR—Descriptor Individual Lower Address Register	R/W	0xUUUU_UUUU	on page 26-25
0x0120	GAUR—Descriptor Group Upper Address Register	R/W	0xUUUU_UUUU	on page 26-25
0x0124	GALR—Descriptor Group Lower Address Register	R/W	0xUUUU_UUUU	on page 26-26
0x0128–0x013F	Reserved			
0x0140	FIFO_ID—FIFO Identification Register	R	0x0000_0400	on page 26-27
0x0144	TFWR—Transmit FIFO Watermark Register	R/W	0x0000_0000	on page 26-27
0x0148–0x014B	Reserved			
0x014C	FRBR—FIFO Receive Bound Register	R	0x0000_0600	on page 26-28
0x0150	FRSR—FIFO Receive FIFO Start Registers	R	0x0000_0500	on page 26-29
0x0154–0x017F	Reserved			
0x0180	ERDSR—Pointer to Receive Descriptor Ring Register	R/W	0xUUUU_UUUU	on page 26-29
0x0184	ETDSR—Transmit Buffer Descriptor Ring Start Register	R/W	0xUUUU_UUUU	on page 26-30
0x0188	EMRBR—Receive Buffer Size Register	R/W	0xUUUU_UUUU	on page 26-31
0x018C–0x01FF	Reserved			
0x0200–0x02E0	MIB Block Counters Memory Map (see Table 26-3)			
0x02E4–0x3FFF	Reserved			
0xFFF5_0000 (LSM/DPM)	CU Chapter 17, Coherency Unit (CU)			
0x0000	PCU Configuration and Error Status Register (PCU_CESR)	R/W	0x0300_0000	on page 17-10
0x0004–0x000F	Reserved			
0x0010	PCU Error Address Register, Core_0 (PCU_EAR0)	R	0xUUUU_UUUU	on page 17-14
0x0014	PCU Error Detail Register, Core_0 (PCU_EDR0)	R	0xUUUU_UUUU	on page 17-14
0x0018–0x001F	Reserved			
0x0020	PCU Error Address Register, Core_1 (PCU_EAR1)	R	0xUUUU_UUUU	on page 17-14
0x0024	PCU Error Detail Register, Core_1 (PCU_EDR1)	R	0xUUUU_UUUU	on page 17-10
0x0018–0x001F	Reserved			
0x0030	PCU Interrupt Register, Core_0 (PCU_IR0)	R/W	0xUUUU_UUUU	on page 17-16

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0034	PCU Interrupt Register, Core_1 (PCU_IR1)	R/W	0xUUUU_UUUU	on page 17-16
0x0028–0x00FF	Reserved			
0x0100	PCU Core_0, Entry 0 Address Register (PCU_CP0E0_ADDR)	R	0x0000_0000	on page 17-17
0x0104	PCU Core_0, Entry 0 Attributes Register (PCU_CP0E0_ATTR)	R	0x0000_0000	on page 17-17
0x0108	PCU Core_0, Entry 1 Address Register (PCU_CP0E1_ADDR)	R	0x0000_0000	on page 17-17
0x010C	PCU Core_0, Entry 1 Attributes Register (PCU_CP0E1_ATTR)	R	0x0000_0000	on page 17-17
0x0110	PCU Core_0, Entry 2 Address Register (PCU_CP0E2_ADDR)	R	0x0000_0000	on page 17-17
0x0114	PCU Core_0, Entry 2 Attributes Register (PCU_CP0E2_ATTR)	R	0x0000_0000	on page 17-17
0x0118	PCU Core_0, Entry 3 Address Register (PCU_CP0E3_ADDR)	R	0x0000_0000	on page 17-17
0x011C	PCU Core_0, Entry 3 Attributes Register (PCU_CP0E3_ATTR)	R	0x0000_0000	on page 17-17
0x0120	PCU Core_0, Entry 4 Address Register (PCU_CP0E4_ADDR)	R	0x0000_0000	on page 17-17
0x0124	PCU Core_0, Entry 4 Attributes Register (PCU_CP0E4_ATTR)	R	0x0000_0000	on page 17-17
0x0128	PCU Core_0, Entry 5 Address Register (PCU_CP0E5_ADDR)	R	0x0000_0000	on page 17-17
0x012C	PCU Core_0, Entry 5 Attributes Register (PCU_CP0E5_ATTR)	R	0x0000_0000	on page 17-17
0x0130	PCU Core_0, Entry 6 Address Register (PCU_CP0E6_ADDR)	R	0x0000_0000	on page 17-17
0x0134	PCU Core_0, Entry 6 Attributes Register (PCU_CP0E6_ATTR)	R	0x0000_0000	on page 17-17
0x0138	PCU Core_0, Entry 7 Address Register (PCU_CP0E7_ADDR)	R	0x0000_0000	on page 17-17
0x013C	PCU Core_0, Entry 7 Attributes Register (PCU_CP0E7_ATTR)	R	0x0000_0000	on page 17-17
0x0140	PCU Core_0, Entry 8 Address Register (PCU_CP0E8_ADDR)	R	0x0000_0000	on page 17-17
0x0144	PCU Core_0, Entry 8 Attributes Register (PCU_CP0E8_ATTR)	R	0x0000_0000	on page 17-17

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0148	PCU Core_0, Entry 9 Address Register (PCU_CP0E9_ADDR)	R	0x0000_0000	on page 17-17
0x014C	PCU Core_0, Entry 9 Attributes Register (PCU_CP0E9_ATTR)	R	0x0000_0000	on page 17-17
0x0150	PCU Core_0, Entry 10 Address Register (PCU_CP0E10_ADDR)	R	0x0000_0000	on page 17-17
0x0154	PCU Core_0, Entry 10 Attributes Register (PCU_CP0E10_ATTR)	R	0x0000_0000	on page 17-17
0x0158	PCU Core_0, Entry 11 Address Register (PCU_CP0E11_ADDR)	R	0x0000_0000	on page 17-17
0x015C	PCU Core_0, Entry 11 Attributes Register (PCU_CP0E11_ATTR)	R	0x0000_0000	on page 17-17
0x0160	PCU Core_0, Entry 12 Address Register (PCU_CP0E12_ADDR)	R	0x0000_0000	on page 17-17
0x0164	PCU Core_0, Entry 12 Attributes Register (PCU_CP0E12_ATTR)	R	0x0000_0000	on page 17-17
0x0168	PCU Core_0, Entry 13 Address Register (PCU_CP0E13_ADDR)	R	0x0000_0000	on page 17-17
0x016C	PCU Core_0, Entry 13 Attributes Register (PCU_CP0E13_ATTR)	R	0x0000_0000	on page 17-17
0x0170	PCU Core_0, Entry 14 Address Register (PCU_CP0E14_ADDR)	R	0x0000_0000	on page 17-17
0x0174	PCU Core_0, Entry 14 Attributes Register (PCU_CP0E14_ATTR)	R	0x0000_0000	on page 17-17
0x0178	PCU Core_0, Entry 15 Address Register (PCU_CP0E15_ADDR)	R	0x0000_0000	on page 17-17
0x017C	PCU Core_0, Entry 15 Attributes Register (PCU_CP0E15_ATTR)	R	0x0000_0000	on page 17-17
0x0180–0x01FF	Reserved			
0x0200	PCU Core_1, Entry 0 Address Register (PCU_CP1E0_ADDR)	R	0x0000_0000	on page 17-17
0x0204	PCU Core_1, Entry 0 Attributes Register (PCU_CP1E0_ATTR)	R	0x0000_0000	on page 17-17
0x0208	PCU Core_1, Entry 1 Address Register (PCU_CP1E1_ADDR)	R	0x0000_0000	on page 17-17
0x020C	PCU Core_1, Entry 1 Attributes Register (PCU_CP1E1_ATTR)	R	0x0000_0000	on page 17-17
0x0210	PCU Core_1, Entry 2 Address Register (PCU_CP1E2_ADDR)	R	0x0000_0000	on page 17-17

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0214	PCU Core_1, Entry 2 Attributes Register (PCU_CP1E2_ATTR)	R	0x0000_0000	on page 17-17
0x0218	PCU Core_1, Entry 3 Address Register (PCU_CP1E3_ADDR)	R	0x0000_0000	on page 17-17
0x021C	PCU Core_1, Entry 3 Attributes Register (PCU_CP1E3_ATTR)	R	0x0000_0000	on page 17-17
0x0220	PCU Core_1, Entry 4 Address Register (PCU_CP1E4_ADDR)	R	0x0000_0000	on page 17-17
0x0224	PCU Core_1, Entry 4 Attributes Register (PCU_CP1E4_ATTR)	R	0x0000_0000	on page 17-17
0x0228	PCU Core_1, Entry 5 Address Register (PCU_CP1E5_ADDR)	R	0x0000_0000	on page 17-17
0x022C	PCU Core_1, Entry 5 Attributes Register (PCU_CP1E5_ATTR)	R	0x0000_0000	on page 17-17
0x0230	PCU Core_1, Entry 6 Address Register (PCU_CP1E6_ADDR)	R	0x0000_0000	on page 17-17
0x0234	PCU Core_1, Entry 6 Attributes Register (PCU_CP1E6_ATTR)	R	0x0000_0000	on page 17-17
0x0238	PCU Core_1, Entry 7 Address Register (PCU_CP1E7_ADDR)	R	0x0000_0000	on page 17-17
0x023C	PCU Core_1, Entry 7 Attributes Register (PCU_CP1E7_ATTR)	R	0x0000_0000	on page 17-17
0x0240	PCU Core_1, Entry 8 Address Register (PCU_CP1E8_ADDR)	R	0x0000_0000	on page 17-17
0x0244	PCU Core_1, Entry 8 Attributes Register (PCU_CP1E8_ATTR)	R	0x0000_0000	on page 17-17
0x0248	PCU Core_1, Entry 9 Address Register (PCU_CP1E9_ADDR)	R	0x0000_0000	on page 17-17
0x024C	PCU Core_1, Entry 9 Attributes Register (PCU_CP1E9_ATTR)	R	0x0000_0000	on page 17-17
0x0250	PCU Core_1, Entry 10 Address Register (PCU_CP1E10_ADDR)	R	0x0000_0000	on page 17-17
0x0254	PCU Core_1, Entry 10 Attributes Register (PCU_CP1E10_ATTR)	R	0x0000_0000	on page 17-17
0x0258	PCU Core_1, Entry 11 Address Register (PCU_CP1E11_ADDR)	R	0x0000_0000	on page 17-17
0x025C	PCU Core_1, Entry 11 Attributes Register (PCU_CP1E11_ATTR)	R	0x0000_0000	on page 17-17

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0260	PCU Core_1, Entry 12 Address Register (PCU_CP1E12_ADDR)	R	0x0000_0000	on page 17-17
0x0264	PCU Core_1, Entry 12 Attributes Register (PCU_CP1E12_ATTR)	R	0x0000_0000	on page 17-17
0x0268	PCU Core_1, Entry 13 Address Register (PCU_CP1E13_ADDR)	R	0x0000_0000	on page 17-17
0x026C	PCU Core_1, Entry 13 Attributes Register (PCU_CP1E13_ATTR)	R	0x0000_0000	on page 17-17
0x0270	PCU Core_1, Entry 14 Address Register (PCU_CP1E14_ADDR)	R	0x0000_0000	on page 17-17
0x0274	PCU Core_1, Entry 14 Attributes Register (PCU_CP1E14_ATTR)	R	0x0000_0000	on page 17-17
0x0278	PCU Core_1, Entry 15 Address Register (PCU_CP1E15_ADDR)	R	0x0000_0000	on page 17-17
0x027C	PCU Core_1, Entry 15 Attributes Register (PCU_CP1E15_ATTR)	R	0x0000_0000	on page 17-17
0x0280–0x3FFF	Reserved			
Reserved 0xFFF5_4000 — 0xFFF8_FFFF				
0xFFF9_0000 (LSM/DPM)	DSPI_0 Chapter 21, Deserial Serial Peripheral Interface (DSPI)			
0x0000	DSPI Module Configuration Register (DSPI_MCR)	R/W	0x0000_0001	on page 21-7
0x0004	DSPI Hardware Configuration Register (DSPI_HCR)	R	0xC34U_0000	on page 21-9
0x0008	DSPI Transfer Count Register (DSPI_TCR)	R/W	0x0000_0000	on page 21-10
0x000C	DSPI Clock and Transfer Attributes Register 0 (DSPI_CTAR0)	R/W	0x7800_0000	on page 21-10
0x0010	DSPI Clock and Transfer Attributes Register 1 (DSPI_CTAR1)	R/W	0x7800_0000	on page 21-10
0x0014	DSPI Clock and Transfer Attributes Register 2 (DSPI_CTAR2)	R/W	0x7800_0000	on page 21-10
0x0018	DSPI Clock and Transfer Attributes Register 3 (DSPI_CTAR3)	R/W	0x7800_0000	on page 21-10
0x001C–0x002B	Reserved			
0x002C	DSPI Status Register (DSPI_SR)	R/W	0x0200_0000	on page 21-15
0x0030	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	R/W	0x0000_0000	on page 21-17

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0034	DSPI Push TX FIFO Register (DSPI_PUSHR)	R/W	0x0000_0000	on page 21-18
0x0038	DSPI Pop RX FIFO Register (DSPI_POPR)	R/W	0x0000_0000	on page 21-20
0x003C	DSPI Transmit FIFO Register 0 (DSPI_TXFR0)	R	0x0000_0000	on page 21-20
0x0040	DSPI Transmit FIFO Register 1 (DSPI_TXFR1)	R	0x0000_0000	on page 21-20
0x0044	DSPI Transmit FIFO Register 2 (DSPI_TXFR2)	R	0x0000_0000	on page 21-20
0x0048	DSPI Transmit FIFO Register 3 (DSPI_TXFR3)	R	0x0000_0000	on page 21-20
0x004C	DSPI Transmit FIFO Register 4 (DSPI_TXFR4)	R	0x0000_0000	on page 21-20
0x0050–0x007B	Reserved			
0x007C	DSPI Receive FIFO Register 0 (DSPI_RXFR0)	R	0x0000_0000	on page 21-21
0x0080	DSPI Receive FIFO Register 1 (DSPI_RXFR1)	R	0x0000_0000	on page 21-21
0x0084	DSPI Receive FIFO Register 2 (DSPI_RXFR2)	R	0x0000_0000	on page 21-21
0x0088	DSPI Receive FIFO Register 3 (DSPI_RXFR3)	R	0x0000_0000	on page 21-21
0x008C	DSPI Receive FIFO Register 4 (DSPI_RXFR4)	R	0x0000_0000	on page 21-21
0x0090	DSPI Receive FIFO Register 5 (DSPI_RXFR5) ¹³	R	0x0000_0000	on page 21-21
0x0094	DSPI Receive FIFO Register 6 (DSPI_RXFR6) ¹³	R	0x0000_0000	on page 21-21
0x0098	DSPI Receive FIFO Register 7 (DSPI_RXFR7) ¹³	R	0x0000_0000	on page 21-21
0x009C	DSPI Receive FIFO Register 8 (DSPI_RXFR8) ¹³	R	0x0000_0000	on page 21-21
0x00A0	DSPI Receive FIFO Register 9 (DSPI_RXFR9) ¹³	R	0x0000_0000	on page 21-21
0x00A4	DSPI Receive FIFO Register 10 (DSPI_RXFR10) ¹³	R	0x0000_0000	on page 21-21
0x00A8	DSPI Receive FIFO Register 11 (DSPI_RXFR11) ¹³	R	0x0000_0000	on page 21-21
0x00AC	DSPI Receive FIFO Register 12 (DSPI_RXFR12) ¹³	R	0x0000_0000	on page 21-21
0x00B0	DSPI Receive FIFO Register 13 (DSPI_RXFR13) ¹³	R	0x0000_0000	on page 21-21
0x00B4	DSPI Receive FIFO Register 14 (DSPI_RXFR14) ¹³	R	0x0000_0000	on page 21-21
0x00B8	DSPI Receive FIFO Register 15 (DSPI_RXFR15) ¹³	R	0x0000_0000	on page 21-21
0x00BC–0x3FFF	Reserved			
0xFFF9_4000 (LSM/DPM)	DSPI_1 Chapter 21, Deserial Serial Peripheral Interface (DSPI)			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0000	DSPI Module Configuration Register (DSPI_MCR)	R/W	0x0000_0001	on page 21-7
0x0004	DSPI Hardware Configuration Register (DSPI_HCR)	R	0xC34U_0000	on page 21-9
0x0008	DSPI Transfer Count Register (DSPI_TCR)	R/W	0x0000_0000	on page 21-10
0x000C	DSPI Clock and Transfer Attributes Register 0 (DSPI_CTAR0)	R/W	0x7800_0000	on page 21-10
0x0010	DSPI Clock and Transfer Attributes Register 1 (DSPI_CTAR1)	R/W	0x7800_0000	on page 21-10
0x0014	DSPI Clock and Transfer Attributes Register 2 (DSPI_CTAR2)	R/W	0x7800_0000	on page 21-10
0x0018	DSPI Clock and Transfer Attributes Register 3 (DSPI_CTAR3)	R/W	0x7800_0000	on page 21-10
0x001C–0x002B	Reserved			
0x002C	DSPI Status Register (DSPI_SR)	R/W	0x0200_0000	on page 21-15
0x0030	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	R/W	0x0000_0000	on page 21-17
0x0034	DSPI Push TX FIFO Register (DSPI_PUSHR)	R/W	0x0000_0000	on page 21-18
0x0038	DSPI Pop RX FIFO Register (DSPI_POPR)	R/W	0x0000_0000	on page 21-20
0x003C	DSPI Transmit FIFO Register 0 (DSPI_TXFR0)	R	0x0000_0000	on page 21-20
0x0040	DSPI Transmit FIFO Register 1 (DSPI_TXFR1)	R	0x0000_0000	on page 21-20
0x0044	DSPI Transmit FIFO Register 2 (DSPI_TXFR2)	R	0x0000_0000	on page 21-20
0x0048	DSPI Transmit FIFO Register 3 (DSPI_TXFR3)	R	0x0000_0000	on page 21-20
0x004C	DSPI Transmit FIFO Register 4 (DSPI_TXFR4)	R	0x0000_0000	on page 21-20
0x0050–0x007B	Reserved			
0x007C	DSPI Receive FIFO Register 0 (DSPI_RXFR0)	R	0x0000_0000	on page 21-21
0x0080	DSPI Receive FIFO Register 1 (DSPI_RXFR1)	R	0x0000_0000	on page 21-21
0x0084	DSPI Receive FIFO Register 2 (DSPI_RXFR2)	R	0x0000_0000	on page 21-21
0x0088	DSPI Receive FIFO Register 3 (DSPI_RXFR3)	R	0x0000_0000	on page 21-21
0x008C	DSPI Receive FIFO Register 4 (DSPI_RXFR4)	R	0x0000_0000	on page 21-21
0x0090	DSPI Receive FIFO Register 5 (DSPI_RXFR5) ¹³	R	0x0000_0000	on page 21-21
0x0094	DSPI Receive FIFO Register 6 (DSPI_RXFR6) ¹³	R	0x0000_0000	on page 21-21
0x0098	DSPI Receive FIFO Register 7 (DSPI_RXFR7) ¹³	R	0x0000_0000	on page 21-21
0x009C	DSPI Receive FIFO Register 8 (DSPI_RXFR8) ¹³	R	0x0000_0000	on page 21-21

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00A0	DSPI Receive FIFO Register 9 (DSPI_RXFR9) ¹³	R	0x0000_0000	on page 21-21
0x00A4	DSPI Receive FIFO Register 10 (DSPI_RXFR10) ¹³	R	0x0000_0000	on page 21-21
0x00A8	DSPI Receive FIFO Register 11 (DSPI_RXFR11) ¹³	R	0x0000_0000	on page 21-21
0x00AC	DSPI Receive FIFO Register 12 (DSPI_RXFR12) ¹³	R	0x0000_0000	on page 21-21
0x00B0	DSPI Receive FIFO Register 13 (DSPI_RXFR13) ¹³	R	0x0000_0000	on page 21-21
0x00B4	DSPI Receive FIFO Register 14 (DSPI_RXFR14) ¹³	R	0x0000_0000	on page 21-21
0x00B8	DSPI Receive FIFO Register 15 (DSPI_RXFR15) ¹³	R	0x0000_0000	on page 21-21
0x00BC–0x3FFF	Reserved			
0xFFF9_8000 (LSM/DPM)	DSPI_2 Chapter 21, Deserial Serial Peripheral Interface (DSPI)			
0x0000	DSPI Module Configuration Register (DSPI_MCR)	R/W	0x0000_0001	on page 21-7
0x0004	DSPI Hardware Configuration Register (DSPI_HCR)	R	0xC34U_0000	on page 21-9
0x0008	DSPI Transfer Count Register (DSPI_TCR)	R/W	0x0000_0000	on page 21-10
0x000C	DSPI Clock and Transfer Attributes Register 0 (DSPI_CTAR0)	R/W	0x7800_0000	on page 21-10
0x0010	DSPI Clock and Transfer Attributes Register 1 (DSPI_CTAR1)	R/W	0x7800_0000	on page 21-10
0x0014	DSPI Clock and Transfer Attributes Register 2 (DSPI_CTAR2)	R/W	0x7800_0000	on page 21-10
0x0018	DSPI Clock and Transfer Attributes Register 3 (DSPI_CTAR3)	R/W	0x7800_0000	on page 21-10
0x001C–0x002B	Reserved			
0x002C	DSPI Status Register (DSPI_SR)	R/W	0x0200_0000	on page 21-15
0x0030	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	R/W	0x0000_0000	on page 21-17
0x0034	DSPI Push TX FIFO Register (DSPI_PUSHR)	R/W	0x0000_0000	on page 21-18
0x0038	DSPI Pop RX FIFO Register (DSPI_POPR)	R/W	0x0000_0000	on page 21-20
0x003C	DSPI Transmit FIFO Register 0 (DSPI_TXFR0)	R	0x0000_0000	on page 21-20
0x0040	DSPI Transmit FIFO Register 1 (DSPI_TXFR1)	R	0x0000_0000	on page 21-20

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0044	DSPI Transmit FIFO Register 2 (DSPI_TXFR2)	R	0x0000_0000	on page 21-20
0x0048	DSPI Transmit FIFO Register 3 (DSPI_TXFR3)	R	0x0000_0000	on page 21-20
0x004C	DSPI Transmit FIFO Register 4 (DSPI_TXFR4)	R	0x0000_0000	on page 21-20
0x0050–0x007B	Reserved			
0x007C	DSPI Receive FIFO Register 0 (DSPI_RXFR0)	R	0x0000_0000	on page 21-21
0x0080	DSPI Receive FIFO Register 1 (DSPI_RXFR1)	R	0x0000_0000	on page 21-21
0x0084	DSPI Receive FIFO Register 2 (DSPI_RXFR2)	R	0x0000_0000	on page 21-21
0x0088	DSPI Receive FIFO Register 3 (DSPI_RXFR3)	R	0x0000_0000	on page 21-21
0x008C	DSPI Receive FIFO Register 4 (DSPI_RXFR4)	R	0x0000_0000	on page 21-21
0x0090–0x3FFF	Reserved			
Reserved 0xFFFF_C000 — 0xFFFF_FFFF				
0xFFFFC_0000 (LSM/DPM)	FlexCAN_0 Chapter 27, FlexCAN Module			
0x0000	Module Configuration (MCR)	R/W	0xD890_000F	on page 27-12
0x0004	Control Register (CTRL)	R/W	0x0000_0000	on page 27-16
0x0008	Free Running Timer (TIMER)	R/W	0x0000_0000	on page 27-19
0x000C	Reserved			
0x0010	Rx Global Mask (RXGMASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0014	Rx Buffer 14 Mask (RX14MASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0018	Rx Buffer 15 Mask (RX15MASK)	R/W	0xFFFF_FFFF	on page 27-21
0x001C	Error Counter Register (ECR)	R/W	0x0000_0000	on page 27-22
0x0020	Error and Status Register (ESR)	R/W	0x0000_0000	on page 27-23
0x0024	Reserved			
0x0028	Interrupt Masks 1 (IMASK1)	R/W	0x0000_0000	on page 27-26
0x002C	Reserved			
0x0030	Interrupt Flags 1 (IFLAG1)	R/W	0x0000_0000	on page 27-27
0x0034–0x007F	Reserved			
0x0080	Message Buffer 0 (MB0)	R/W	0x0000_0000	on page 27-6
0x0090	Message Buffer 1 (MB1)	R/W	0x0000_0000	on page 27-6
0x00A0	Message Buffer 2 (MB2)	R/W	0x0000_0000	on page 27-6
0x00B0	Message Buffer 3 (MB3)	R/W	0x0000_0000	on page 27-6

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00C0	Message Buffer 4 (MB4)	R/W	0x0000_0000	on page 27-6
0x00D0	Message Buffer 5 (MB5)	R/W	0x0000_0000	on page 27-6
0x00E0	Message Buffer6 (MB6)	R/W	0x0000_0000	on page 27-6
0x00F0	Message Buffer 7 (MB7)	R/W	0x0000_0000	on page 27-6
0x0100	Message Buffer 8 (MB8)	R/W	0x0000_0000	on page 27-6
0x0110	Message Buffer 9 (MB9)	R/W	0x0000_0000	on page 27-6
0x0120	Message Buffer 10 (MB10)	R/W	0x0000_0000	on page 27-6
0x0130	Message Buffer 11 (MB11)	R/W	0x0000_0000	on page 27-6
0x0140	Message Buffer 12 (MB12)	R/W	0x0000_0000	on page 27-6
0x0150	Message Buffer 13 (MB13)	R/W	0x0000_0000	on page 27-6
0x0160	Message Buffer 14 (MB14)	R/W	0x0000_0000	on page 27-6
0x0170	Message Buffer 15 (MB15)	R/W	0x0000_0000	on page 27-6
0x0180	Message Buffer 16 (MB16)	R/W	0x0000_0000	on page 27-6
0x0190	Message Buffer 17 (MB17)	R/W	0x0000_0000	on page 27-6
0x01A0	Message Buffer 18 (MB18)	R/W	0x0000_0000	on page 27-6
0x01B0	Message Buffer 19 (MB19)	R/W	0x0000_0000	on page 27-6
0x01C0	Message Buffer 20 (MB20)	R/W	0x0000_0000	on page 27-6
0x01D0	Message Buffer 21 (MB21)	R/W	0x0000_0000	on page 27-6
0x01E0	Message Buffer 22 (MB22)	R/W	0x0000_0000	on page 27-6
0x01F0	Message Buffer 23 (MB23)	R/W	0x0000_0000	on page 27-6
0x0200	Message Buffer 24 (MB24)	R/W	0x0000_0000	on page 27-6
0x0210	Message Buffer 25 (MB25)	R/W	0x0000_0000	on page 27-6
0x0220	Message Buffer 26 (MB26)	R/W	0x0000_0000	on page 27-6
0x0230	Message Buffer 27 (MB27)	R/W	0x0000_0000	on page 27-6
0x0240	Message Buffer 28 (MB28)	R/W	0x0000_0000	on page 27-6
0x0250	Message Buffer 28 (MB29)	R/W	0x0000_0000	on page 27-6
0x0260	Message Buffer 30 (MB30)	R/W	0x0000_0000	on page 27-6
0x0270	Message Buffer 31 (MB31)	R/W	0x0000_0000	on page 27-6
0x0280–0x087F	Reserved			
0x0880	Rx Individual Mask Register 0 (RXIMR0)	R/W	0x0000_0000	on page 27-28
0x0884	Rx Individual Mask Register 1 (RXIMR1)	R/W	0x0000_0000	on page 27-28

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0888	Rx Individual Mask Register 2 (RXIMR2)	R/W	0x0000_0000	on page 27-28
0x088A	Rx Individual Mask Register 3 (RXIMR3)	R/W	0x0000_0000	on page 27-28
0x0890	Rx Individual Mask Register 4 (RXIMR4)	R/W	0x0000_0000	on page 27-28
0x0894	Rx Individual Mask Register 5 (RXIMR5)	R/W	0x0000_0000	on page 27-28
0x0898	Rx Individual Mask Register 6 (RXIMR6)	R/W	0x0000_0000	on page 27-28
0x089A	Rx Individual Mask Register 7 (RXIMR7)	R/W	0x0000_0000	on page 27-28
0x08A0	Rx Individual Mask Register 8 (RXIMR8)	R/W	0x0000_0000	on page 27-28
0x08A4	Rx Individual Mask Register 8 (RXIMR9)	R/W	0x0000_0000	on page 27-28
0x08A8	Rx Individual Mask Register 10 (RXIMR10)	R/W	0x0000_0000	on page 27-28
0x08AA	Rx Individual Mask Register 11 (RXIMR11)	R/W	0x0000_0000	on page 27-28
0x08B0	Rx Individual Mask Register 12 (RXIMR12)	R/W	0x0000_0000	on page 27-28
0x08B4	Rx Individual Mask Register 13 (RXIMR13)	R/W	0x0000_0000	on page 27-28
0x08B8	Rx Individual Mask Register 14 (RXIMR14)	R/W	0x0000_0000	on page 27-28
0x08BA	Rx Individual Mask Register 15 (RXIMR15)	R/W	0x0000_0000	on page 27-28
0x08C0	Rx Individual Mask Register 16 (RXIMR16)	R/W	0x0000_0000	on page 27-28
0x08C4	Rx Individual Mask Register 17 (RXIMR17)	R/W	0x0000_0000	on page 27-28
0x08C8	Rx Individual Mask Register 18 (RXIMR18)	R/W	0x0000_0000	on page 27-28
0x08CA	Rx Individual Mask Register 19 (RXIMR19)	R/W	0x0000_0000	on page 27-28
0x08D0	Rx Individual Mask Register 20 (RXIMR20)	R/W	0x0000_0000	on page 27-28
0x08D4	Rx Individual Mask Register 21 (RXIMR21)	R/W	0x0000_0000	on page 27-28
0x08D8	Rx Individual Mask Register 22 (RXIMR22)	R/W	0x0000_0000	on page 27-28
0x08DA	Rx Individual Mask Register 23 (RXIMR23)	R/W	0x0000_0000	on page 27-28
0x08E0	Rx Individual Mask Register 24 (RXIMR24)	R/W	0x0000_0000	on page 27-28
0x08E4	Rx Individual Mask Register 25 (RXIMR25)	R/W	0x0000_0000	on page 27-28
0x08E8	Rx Individual Mask Register 26 (RXIMR26)	R/W	0x0000_0000	on page 27-28
0x08EA	Rx Individual Mask Register 27 (RXIMR27)	R/W	0x0000_0000	on page 27-28
0x08F0	Rx Individual Mask Register 28 (RXIMR28)	R/W	0x0000_0000	on page 27-28
0x08F4	Rx Individual Mask Register 29 (RXIMR29)	R/W	0x0000_0000	on page 27-28
0x08F8	Rx Individual Mask Register 30 (RXIMR30)	R/W	0x0000_0000	on page 27-28
0x08FA	Rx Individual Mask Register 31 (RXIMR31)	R/W	0x0000_0000	on page 27-28
0x0900–0x3FFF	Reserved			

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0xFFFC_4000 (LSM/DPM)	FlexCAN_1 Chapter 27, FlexCAN Module			
0x0000	Module Configuration (MCR)	R/W	0xD890_000F	on page 27-12
0x0004	Control Register (CTRL)	R/W	0x0000_0000	on page 27-16
0x0008	Free Running Timer (TIMER)	R/W	0x0000_0000	on page 27-19
0x000C	Reserved			
0x0010	Rx Global Mask (RXGMASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0014	Rx Buffer 14 Mask (RX14MASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0018	Rx Buffer 15 Mask (RX15MASK)	R/W	0xFFFF_FFFF	on page 27-21
0x001C	Error Counter Register (ECR)	R/W	0x0000_0000	on page 27-22
0x0020	Error and Status Register (ESR)	R/W	0x0000_0000	on page 27-23
0x0024	Reserved			
0x0028	Interrupt Masks 1 (IMASK1)	R/W	0x0000_0000	on page 27-26
0x002C	Reserved			
0x0030	Interrupt Flags 1 (IFLAG1)	R/W	0x0000_0000	on page 27-27
0x0034–0x007F	Reserved			
0x0080–0x017F	Message Buffers MB0–MB15	R/W	0x0000_0000	on page 27-6
0x0180–0x027F	Message Buffers MB16–MB31	R/W	0x0000_0000	on page 27-6
0x0280–0x087F	Reserved			
0x0880–0x08BF	Rx Individual Mask Registers RXIMR0–RXIMR15	R/W	0x0000_0000	on page 27-28
0x08C0–0x08FF	Rx Individual Mask Registers RXIMR16–RXIMR31	R/W	0x0000_0000	on page 27-28
0x0900–0x3FFF	Reserved			
0xFFFC_8000 (LSM/DPM)	FlexCAN_2 Chapter 27, FlexCAN Module			
0x0000	Module Configuration (MCR)	R/W	0xD890_000F	on page 27-12
0x0004	Control Register (CTRL)	R/W	0x0000_0000	on page 27-16
0x0008	Free Running Timer (TIMER)	R/W	0x0000_0000	on page 27-19
0x000C	Reserved			
0x0010	Rx Global Mask (RXGMASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0014	Rx Buffer 14 Mask (RX14MASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0018	Rx Buffer 15 Mask (RX15MASK)	R/W	0xFFFF_FFFF	on page 27-21

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x001C	Error Counter Register (ECR)	R/W	0x0000_0000	on page 27-22
0x0020	Error and Status Register (ESR)	R/W	0x0000_0000	on page 27-23
0x0024	Reserved			
0x0028	Interrupt Masks 1 (IMASK1)	R/W	0x0000_0000	on page 27-26
0x002C	Reserved			
0x0030	Interrupt Flags 1 (IFLAG1)	R/W	0x0000_0000	on page 27-27
0x0034–0x007F	Reserved			
0x0080–0x017F	Message Buffers MB0–MB15	R/W	0x0000_0000	on page 27-6
0x0180–0x027F	Message Buffers MB16–MB31	R/W	0x0000_0000	on page 27-6
0x0280–0x087F	Reserved			
0x0880–0x08BF	Rx Individual Mask Registers RXIMR0–RXIMR15	R/W	0x0000_0000	on page 27-28
0x08C0–0x08FF	Rx Individual Mask Registers RXIMR16–RXIMR31	R/W	0x0000_0000	on page 27-28
0x0900–0x3FFF	Reserved			
0xFFFC_C000 (LSM/DPM)	FlexCAN_3 Chapter 27, FlexCAN Module			
0x0000	Module Configuration (MCR)	R/W	0xD890_000F	on page 27-12
0x0004	Control Register (CTRL)	R/W	0x0000_0000	on page 27-16
0x0008	Free Running Timer (TIMER)	R/W	0x0000_0000	on page 27-19
0x000C	Reserved			
0x0010	Rx Global Mask (RXGMASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0014	Rx Buffer 14 Mask (RX14MASK)	R/W	0xFFFF_FFFF	on page 27-20
0x0018	Rx Buffer 15 Mask (RX15MASK)	R/W	0xFFFF_FFFF	on page 27-21
0x001C	Error Counter Register (ECR)	R/W	0x0000_0000	on page 27-22
0x0020	Error and Status Register (ESR)	R/W	0x0000_0000	on page 27-23
0x0024	Reserved			
0x0028	Interrupt Masks 1 (IMASK1)	R/W	0x0000_0000	on page 27-26
0x002C	Reserved			
0x0030	Interrupt Flags 1 (IFLAG1)	R/W	0x0000_0000	on page 27-27
0x0034–0x007F	Reserved			
0x0080–0x017F	Message Buffers MB0–MB15	R/W	0x0000_0000	on page 27-6
0x0180–0x027F	Message Buffers MB16–MB31	R/W	0x0000_0000	on page 27-6

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0280–0x087F	Reserved			
0x0880–0x08BF	Rx Individual Mask Registers RXIMR0–RXIMR15	R/W	0x0000_0000	on page 27-28
0x08C0–0x08FF	Rx Individual Mask Registers RXIMR16–RXIMR31	R/W	0x0000_0000	on page 27-28
0x0900–0x3FFF	Reserved			
Reserved 0x8FF2_4000 — 0x8FF3_7FFF				
0xFFFF4_4000 (DPM)	DMACHMUX_0 Chapter 20, eDMA Channel Mux (DMACHMUX) Note: In DPM, DMACHMUX_1 is at address 0xC3FA_C000.			
0xFFFF4_4000 (LSM)	DMACHMUX_0, DMACHMUX_1 Chapter 20, eDMA Channel Mux (DMACHMUX)			
0x0000	Channel #0 Configuration (CHCONFIG0)	R/W	0x00	on page 20-4
0x0001	Channel #1 Configuration (CHCONFIG1)	R/W	0x00	on page 20-4
0x0002	Channel #2 Configuration (CHCONFIG2)	R/W	0x00	on page 20-4
0x0003	Channel #3 Configuration (CHCONFIG3)	R/W	0x00	on page 20-4
0x0004	Channel #4 Configuration (CHCONFIG4)	R/W	0x00	on page 20-4
0x0005	Channel #5 Configuration (CHCONFIG5)	R/W	0x00	on page 20-4
0x0006	Channel #6 Configuration (CHCONFIG6)	R/W	0x00	on page 20-4
0x0007	Channel #7 Configuration (CHCONFIG7)	R/W	0x00	on page 20-4
0x0008	Channel #8 Configuration (CHCONFIG8)	R/W	0x00	on page 20-4
0x0009	Channel #9 Configuration (CHCONFIG9)	R/W	0x00	on page 20-4
0x000A	Channel #10 Configuration (CHCONFIG10)	R/W	0x00	on page 20-4
0x000B	Channel #11 Configuration (CHCONFIG11)	R/W	0x00	on page 20-4
0x000C	Channel #12 Configuration (CHCONFIG12)	R/W	0x00	on page 20-4
0x000D	Channel #13 Configuration (CHCONFIG13)	R/W	0x00	on page 20-4
0x000E	Channel #14 Configuration (CHCONFIG14)	R/W	0x00	on page 20-4
0x000F	Channel #15 Configuration (CHCONFIG15)	R/W	0x00	on page 20-4
0x0010	Channel #16 Configuration (CHCONFIG16)	R/W	0x00	on page 20-4
0x0011	Channel #17 Configuration (CHCONFIG17)	R/W	0x00	on page 20-4
0x0012	Channel #18 Configuration (CHCONFIG18)	R/W	0x00	on page 20-4
0x0013	Channel #19 Configuration (CHCONFIG19)	R/W	0x00	on page 20-4
0x0014	Channel #20 Configuration (CHCONFIG20)	R/W	0x00	on page 20-4

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0015	Channel #21 Configuration (CHCONFIG21)	R/W	0x00	on page 20-4
0x0016	Channel #22 Configuration (CHCONFIG22)	R/W	0x00	on page 20-4
0x0017	Channel #23 Configuration (CHCONFIG23)	R/W	0x00	on page 20-4
0x0018	Channel #24 Configuration (CHCONFIG24)	R/W	0x00	on page 20-4
0x0019	Channel #25 Configuration (CHCONFIG25)	R/W	0x00	on page 20-4
0x001A	Channel #26 Configuration (CHCONFIG26)	R/W	0x00	on page 20-4
0x001B	Channel #27 Configuration (CHCONFIG27)	R/W	0x00	on page 20-4
0x001C	Channel #28 Configuration (CHCONFIG28)	R/W	0x00	on page 20-4
0x001D	Channel #29 Configuration (CHCONFIG29)	R/W	0x00	on page 20-4
0x001E	Channel #30 Configuration (CHCONFIG30)	R/W	0x00	on page 20-4
0x001F	Channel #31 Configuration (CHCONFIG31)	R/W	0x00	on page 20-4
0x0020–0x3FFF	Reserved			
0xFFFE_0000 (LSM/DPM)	FlexRay Chapter 29, FlexRay Communication Controller (FLEXRAY)			
0x0000	Module Version Register (FR_MVR)	R	0xA468	on page 29-14
0x0002	Module Configuration Register (FR_MCR)	R/W	0x0000	on page 29-16
0x0004	System Memory Base Address High Register (FR_SYMBADHR)	R/W	0x0000	on page 29-16
0x0006	System Memory Base Address Low Register (FR_SYMBADLR)	R/W	0x0000	on page 29-16
0x0008	Strobe Signal Control Register (FR_STBSCR)	R/W	0x0000	on page 29-17
0x000A	Reserved			
0x000C	Message Buffer Data Size Register (FR_MBDSR)	R/W	0x0000	on page 29-19
0x000E	Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)	R/W	0x3F3F	on page 29-19
0x0010	PE DRAM Access Register (FR_PEDRAR)	R/W	0x0000	on page 29-20
0x0012	PE DRAM Data Register (FR_PEDRDR)	R/W	0x0000	on page 29-21
0x0014	Protocol Operation Control Register (FR_POCR)	R/W	0x0000	on page 29-21
0x0016	Global Interrupt Flag and Enable Register (FR_GIFER)	R/W	0x0000	on page 29-23
0x0018	Protocol Interrupt Flag Register 0 (FR_PIFR0)	R/W	0x0000	on page 29-25
0x001A	Protocol Interrupt Flag Register 1 (FR_PIFR1)	R/W	0x0000	on page 29-27
0x001C	Protocol Interrupt Enable Register 0 (FR_PIER0)	R/W	0x0000	on page 29-28

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x001E	Protocol Interrupt Enable Register 1 (FR_PIER1)	R/W	0x0000	on page 29-30
0x0020	CHI Error Flag Register (FR_CHIERFR)	R/W	0x0000	on page 29-30
0x0022	Message Buffer Interrupt Vector Register (FR_MBIVEC)	R	0x0000	on page 29-33
0x0024	Channel A Status Error Counter Register (FR_CASERCR)	R	0x0000	on page 29-33
0x0026	Channel B Status Error Counter Register (FR_CBSERCR)	R	0x0000	on page 29-34
0x0028	Protocol Status Register 0 (FR_PSR0)	R	0x0000	on page 29-34
0x002A	Protocol Status Register 1 (FR_PSR1)	R	0x0000	on page 29-35
0x002C	Protocol Status Register 2 (FR_PSR2)	R	0x0000	on page 29-36
0x002E	Protocol Status Register 3 (FR_PSR3)	R/W	0x0000	on page 29-38
0x0030	Macrotick Counter Register (FR_MTCTR)	R	0x0000	on page 29-40
0x0032	Cycle Counter Register (FR_CYCTR)	R	0x0000	on page 29-40
0x0034	Slot Counter Channel A Register (FR_SLTCTAR)	R	0x0000	on page 29-41
0x0036	Slot Counter Channel B Register (FR_SLTCTBR)	R	0x0000	on page 29-41
0x0038	Rate Correction Value Register (FR_RTCORVR)	R	0x0000	on page 29-41
0x003A	Offset Correction Value Register (FR_OFCORVR)	R	0x0000	on page 29-42
0x003C	Combined Interrupt Flag Register (FR_CIFR)	R	0x0000	on page 29-42
0x003E	System Memory Access Time-Out Register (FR_SYMATOR)	R/W	0x0006	on page 29-43
0x0040	Sync Frame Counter Register (FR_SFCNTR)	R	0x0000	on page 29-44
0x0042	Sync Frame Table Offset Register (FR_SFTOR)	R/W	0x0000	on page 29-45
0x0044	Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)	R/W	0x0000	on page 29-45
0x0046	Sync Frame ID Rejection Filter Register (FR_SFIDRFR)	R/W	0x0000	on page 29-47
0x0048	Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)	R/W	0x0000	on page 29-47
0x004A	Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)	R/W	0x0000	on page 29-47
0x004C	Network Management Vector Register 0 (FR_NMVR0)	R	0x0000	on page 29-48
0x004E	Network Management Vector Register 1 (FR_NMVR1)	R	0x0000	on page 29-48

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0050	Network Management Vector Register 2 (FR_NMVR2)	R	0x0000	on page 29-48
0x0052	Network Management Vector Register 3 (FR_NMVR3)	R	0x0000	on page 29-48
0x0054	Network Management Vector Register 4 (FR_NMVR4)	R	0x0000	on page 29-48
0x0056	Network Management Vector Register 5 (FR_NMVR5)	R	0x0000	on page 29-48
0x0058	Network Management Vector Length Register (FR_NMVLRL)	R/W	0x0000	on page 29-49
0x005A	Timer Configuration and Control Register (FR_TICCR)	R/W	0x0000	on page 29-49
0x005C	Timer 1 Cycle Set Register (FR_T1CYSR)	R/W	0x0000	on page 29-50
0x005E	Timer 1 Macrotick Offset Register (FR_T1MTOR)	R/W	0x0000	on page 29-51
0x0060	Timer 2 Configuration Register 0 (FR_TI2CR0)	R/W	0x0000	on page 29-51
0x0062	Timer 2 Configuration Register 1 (FR_TI2CR1)	R/W	0x0000	on page 29-52
0x0064	Slot Status Selection Register (FR_SSSR)	R/W	0x0000	on page 29-53
0x0066	Slot Status Counter Condition Register (FR_SSCCR)	R/W	0x0000	on page 29-54
0x0068	Slot Status Register 0 (FR_SSR0)	R	0x0000	on page 29-55
0x006A	Slot Status Register 1 (FR_SSR1)	R	0x0000	on page 29-55
0x006C	Slot Status Register 2 (FR_SSR2)	R	0x0000	on page 29-55
0x006E	Slot Status Register 3 (FR_SSR3)	R	0x0000	on page 29-55
0x0070	Slot Status Register 4 (FR_SSR4)	R	0x0000	on page 29-55
0x0072	Slot Status Register 5 (FR_SSR5)	R	0x0000	on page 29-55
0x0074	Slot Status Register 6 (FR_SSR6)	R	0x0000	on page 29-55
0x0076	Slot Status Register 7 (FR_SSR7)	R	0x0000	on page 29-55
0x0078	Slot Status Counter Register 0 (FR_SSCR0)	R	0x0000	on page 29-57
0x007A	Slot Status Counter Register 1 (FR_SSCR1)	R	0x0000	on page 29-57
0x007C	Slot Status Counter Register 2 (FR_SSCR2)	R	0x0000	on page 29-57
0x007E	Slot Status Counter Register 3 (FR_SSCR3)	R	0x0000	on page 29-57
0x0080	MTS A Configuration Register (FR_MTSACFR)	R/W	0x0000	on page 29-58
0x0082	MTS B Configuration Register (MTSBCFR)	R/W	0x0000	on page 29-58
0x0084	Receive Shadow Buffer Index Register (FR_RSBR)	R/W	0x0000	on page 29-59

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0086	Receive FIFO Watermark and Selection Register (FR_RFWMSR)	R/W	0x0000	on page 29-61
0x0088	Receive FIFO Start Index Register (FR_RFSIR)	R/W	0x0000	on page 29-62
0x008A	Receive FIFO Depth and Size Register (RFDSR)	R/W	0x0000	on page 29-62
0x008C	Receive FIFO A Read Index Register (FR_RFARIR)	R	0x0000	on page 29-63
0x008E	Receive FIFO B Read Index Register (FR_RFBIR)	R	0x0000	on page 29-63
0x0090	Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)	R/W	0x0000	on page 29-64
0x0092	Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)	R/W	0x0000	on page 29-65
0x0094	Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)	R/W	0x0000	on page 29-65
0x0096	Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)	R/W	0x0000	on page 29-65
0x0098	Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)	R/W	0x0000	on page 29-66
0x009A	Receive FIFO Range Filter Control Register (FR_RFRFCTR)	R/W	0x0000	on page 29-66
0x009C	Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)	R	0x0000	on page 29-67
0x009E	Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)	R	0x0000	on page 29-68
0x00A0	Protocol Configuration Register 0 (FR_PCR0)	R/W	0x0000	on page 29-68
0x00A2	Protocol Configuration Register 1 (FR_PCR1)	R/W	0x0000	on page 29-68
0x00A4	Protocol Configuration Register 2 (FR_PCR2)	R/W	0x0000	on page 29-68
0x00A6	Protocol Configuration Register 3 (FR_PCR3)	R/W	0x0000	on page 29-68
0x00A8	Protocol Configuration Register 4 (FR_PCR4)	R/W	0x0000	on page 29-68
0x00AA	Protocol Configuration Register 5 (FR_PCR5)	R/W	0x0000	on page 29-68
0x00AC	Protocol Configuration Register 6 (FR_PCR6)	R/W	0x0000	on page 29-68
0x00AE	Protocol Configuration Register 7 (FR_PCR7)	R/W	0x0000	on page 29-68
0x00B0	Protocol Configuration Register 8 (FR_PCR8)	R/W	0x0000	on page 29-68
0x00B2	Protocol Configuration Register 9 (FR_PCR9)	R/W	0x0000	on page 29-68
0x00B4	Protocol Configuration Register 10 (FR_PCR10)	R/W	0x0000	on page 29-68
0x00B6	Protocol Configuration Register 11 (FR_PCR11)	R/W	0x0000	on page 29-68

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00B8	Protocol Configuration Register 12 (FR_PCR12)	R/W	0x0000	on page 29-68
0x00BA	Protocol Configuration Register 13 (FR_PCR13)	R/W	0x0000	on page 29-68
0x00BC	Protocol Configuration Register 14 (FR_PCR14)	R/W	0x0000	on page 29-68
0x00BE	Protocol Configuration Register 15 (FR_PCR15)	R/W	0x0000	on page 29-68
0x00C0	Protocol Configuration Register 16 (FR_PCR16)	R/W	0x0000	on page 29-68
0x00C2	Protocol Configuration Register 17 (FR_PCR17)	R/W	0x0000	on page 29-68
0x00C4	Protocol Configuration Register 18 (FR_PCR18)	R/W	0x0000	on page 29-68
0x00C6	Protocol Configuration Register 19 (FR_PCR19)	R/W	0x0000	on page 29-68
0x00C8	Protocol Configuration Register 20 (FR_PCR20)	R/W	0x0000	on page 29-68
0x00CA	Protocol Configuration Register 21 (FR_PCR21)	R/W	0x0000	on page 29-68
0x00CC	Protocol Configuration Register 22 (FR_PCR22)	R/W	0x0000	on page 29-68
0x00CE	Protocol Configuration Register 23 (FR_PCR23)	R/W	0x0000	on page 29-68
0x00D0	Protocol Configuration Register 24 (FR_PCR24)	R/W	0x0000	on page 29-68
0x00D2	Protocol Configuration Register 25 (FR_PCR25)	R/W	0x0000	on page 29-68
0x00D4	Protocol Configuration Register 26 (FR_PCR26)	R/W	0x0000	on page 29-68
0x00D6	Protocol Configuration Register 27 (FR_PCR27)	R/W	0x0000	on page 29-68
0x00D8	Protocol Configuration Register 28 (FR_PCR28)	R/W	0x0000	on page 29-68
0x00DA	Protocol Configuration Register 29 (FR_PCR29)	R/W	0x0000	on page 29-68
0x00DC	Protocol Configuration Register 30 (FR_PCR30)	R/W	0x0000	on page 29-68
0x00DE–0x00E5	Reserved			
0x00E6	Receive FIFO Start Data Offset Register (FR_RFSDOR)	R/W	0x0000	on page 29-59
0x00E8	Receive FIFO System Memory Base Address High Register (FR_RFSYMBADHR)	R/W	0x0000	on page 29-60
0x00EA	Receive FIFO System Memory Base Address Low Register (FR_RFSYMBADLR)	R/W	0x0000	on page 29-60
0x00EC	Receive FIFO Periodic Timer Register (FR_RFPTR)	R/W	0x0000	on page 29-61
0x00EE	Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)	R/W	0x0000	on page 29-64
0x00F0	ECC Error Interrupt Flag and Enable Register (FR_EEIFER)	R/W	0x0000	on page 29-77
0x00F2	ECC Error Report and Injection Control Register (FR_EERICR)	R/W	0x0000	on page 29-78

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x00F4	ECC Error Report Address Register (FR_EERAR)	R	0x7000	on page 29-79
0x00F6	ECC Error Report Data Register (FR_EERDR)	R	0x0000	on page 29-80
0x00F8	ECC Error Report Code Register (FR_EERCRCR)	R	0x0000	on page 29-81
0x00FA	ECC Error Injection Address Register (FR_EEIAR)	R/W	0x0000	on page 29-82
0x00FC	ECC Error Injection Data Register (FR_EEIDR)	R/W	0x0000	on page 29-82
0x00FE	ECC Error Injection Code Register (FR_EEICR)	R/W	0x0000	on page 29-83
0x0100–0x07FF	Reserved			
0x0800	Message Buffer Configuration, Control, Status Register 0 (FR_MBCCSR0)	R/W	0x0000	on page 29-83
0x0802	Message Buffer Cycle Counter Filter Register 0 (FR_MBCCFR0)	R/W	0xUUUU	on page 29-85
0x0804	Message Buffer Frame ID Register 0 (FR_MBFIDR0)	R/W	0x0UUU	on page 29-86
0x0806	Message Buffer Index Register 0 (FR_MBIDXR0)	R/W	0x00UU	on page 29-87
0x0808	Message Buffer Configuration, Control, Status Register 1 (FR_MBCCSR1)	R/W	0x0000	on page 29-83
0x080A	Message Buffer Cycle Counter Filter Register 1 (FR_MBCCFR1)	R/W	0xUUUU	on page 29-85
0x080C	Message Buffer Frame ID Register 1 (FR_MBFIDR1)	R/W	0x0UUU	on page 29-86
0x080E	Message Buffer Index Register 1 (FR_MBIDXR1)	R/W	0x00UU	on page 29-87
0x0810	Message Buffer Configuration, Control, Status Register 2 (FR_MBCCSR2)	R/W	0x0000	on page 29-83
0x0812	Message Buffer Cycle Counter Filter Register 2 (FR_MBCCFR2)	R/W	0xUUUU	on page 29-85
0x0814	Message Buffer Frame ID Register 2 (FR_MBFIDR2)	R/W	0x0UUU	on page 29-86
0x0816	Message Buffer Index Register 2 (FR_MBIDXR2)	R/W	0x00UU	on page 29-87
0x0818	Message Buffer Configuration, Control, Status Register 3 (FR_MBCCSR3)	R/W	0x0000	on page 29-83
0x081A	Message Buffer Cycle Counter Filter Register 3 (FR_MBCCFR3)	R/W	0xUUUU	on page 29-85
0x081C	Message Buffer Frame ID Register 3 (FR_MBFIDR3)	R/W	0x0UUU	on page 29-86
0x081E	Message Buffer Index Register 3 (FR_MBIDXR3)	R/W	0x00UU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0820	Message Buffer Configuration, Control, Status Register 4 (FR_MBCCSR4)	R/W	0x0000	on page 29-83
0x0822	Message Buffer Cycle Counter Filter Register 4 (FR_MBCCFR4)	R/W	0xUUUU	on page 29-85
0x0824	Message Buffer Frame ID Register 4 (FR_MBFIDR4)	R/W	0x0UUU	on page 29-86
0x0826	Message Buffer Index Register 4 (FR_MBIDXR4)	R/W	0x00UU	on page 29-87
0x0828	Message Buffer Configuration, Control, Status Register 5 (FR_MBCCSR5)	R/W	0x0000	on page 29-83
0x082A	Message Buffer Cycle Counter Filter Register 5 (FR_MBCCFR5)	R/W	0xUUUU	on page 29-85
0x082C	Message Buffer Frame ID Register 5 (FR_MBFIDR5)	R/W	0x0UUU	on page 29-86
0x082E	Message Buffer Index Register 5 (FR_MBIDXR5)	R/W	0x00UU	on page 29-87
0x0830	Message Buffer Configuration, Control, Status Register 6 (FR_MBCCSR6)	R/W	0x0000	on page 29-83
0x0832	Message Buffer Cycle Counter Filter Register 6 (FR_MBCCFR6)	R/W	0xUUUU	on page 29-85
0x0834	Message Buffer Frame ID Register 6 (FR_MBFIDR6)	R/W	0x0UUU	on page 29-86
0x0836	Message Buffer Index Register 6 (FR_MBIDXR6)	R/W	0x00UU	on page 29-87
0x0838	Message Buffer Configuration, Control, Status Register 7 (FR_MBCCSR7)	R/W	0x0000	on page 29-83
0x083A	Message Buffer Cycle Counter Filter Register 7 (FR_MBCCFR7)	R/W	0xUUUU	on page 29-85
0x083C	Message Buffer Frame ID Register 7 (FR_MBFIDR7)	R/W	0x0UUU	on page 29-86
0x083E	Message Buffer Index Register 7 (FR_MBIDXR7)	R/W	0x00UU	on page 29-87
0x0840	Message Buffer Configuration, Control, Status Register 8 (FR_MBCCSR8)	R/W	0x0000	on page 29-83
0x0842	Message Buffer Cycle Counter Filter Register 8 (FR_MBCCFR8)	R/W	0xUUUU	on page 29-85
0x0844	Message Buffer Frame ID Register 8 (FR_MBFIDR8)	R/W	0x0UUU	on page 29-86
0x0846	Message Buffer Index Register 8 (FR_MBIDXR8)	R/W	0x00UU	on page 29-87
0x0848	Message Buffer Configuration, Control, Status Register 9 (FR_MBCCSR9)	R/W	0x0000	on page 29-83

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x084A	Message Buffer Cycle Counter Filter Register 9 (FR_MBCCFR9)	R/W	0xUUUU	on page 29-85
0x084C	Message Buffer Frame ID Register 9 (FR_MBFIDR9)	R/W	0x0UUU	on page 29-86
0x084E	Message Buffer Index Register 9 (FR_MBIDXR9)	R/W	0x00UU	on page 29-87
0x0850	Message Buffer Configuration, Control, Status Register 10 (FR_MBCCSR10)	R/W	0x0000	on page 29-83
0x0852	Message Buffer Cycle Counter Filter Register 10 (FR_MBCCFR10)	R/W	0xUUUU	on page 29-85
0x0854	Message Buffer Frame ID Register 10 (FR_MBFIDR10)	R/W	0x0UUU	on page 29-86
0x0856	Message Buffer Index Register 10 (FR_MBIDXR10)	R/W	0x00UU	on page 29-87
0x0858	Message Buffer Configuration, Control, Status Register 11 (FR_MBCCSR11)	R/W	0x0000	on page 29-83
0x085A	Message Buffer Cycle Counter Filter Register 11 (FR_MBCCFR11)	R/W	0xUUUU	on page 29-85
0x085C	Message Buffer Frame ID Register 11 (FR_MBFIDR11)	R/W	0x0UUU	on page 29-86
0x085E	Message Buffer Index Register 11 (FR_MBIDXR11)	R/W	0x00UU	on page 29-87
0x0860	Message Buffer Configuration, Control, Status Register 12 (FR_MBCCSR12)	R/W	0x0000	on page 29-83
0x0862	Message Buffer Cycle Counter Filter Register 12 (FR_MBCCFR12)	R/W	0xUUUU	on page 29-85
0x0864	Message Buffer Frame ID Register 12 (FR_MBFIDR12)	R/W	0x0UUU	on page 29-86
0x0866	Message Buffer Index Register 12 (FR_MBIDXR12)	R/W	0x00UU	on page 29-87
0x0868	Message Buffer Configuration, Control, Status Register 13 (FR_MBCCSR13)	R/W	0x0000	on page 29-83
0x086A	Message Buffer Cycle Counter Filter Register 13 (FR_MBCCFR13)	R/W	0xUUUU	on page 29-85
0x086C	Message Buffer Frame ID Register 13 (FR_MBFIDR13)	R/W	0x0UUU	on page 29-86
0x086E	Message Buffer Index Register 13 (FR_MBIDXR13)	R/W	0x00UU	on page 29-87
0x0870	Message Buffer Configuration, Control, Status Register 14 (FR_MBCCSR14)	R/W	0x0000	on page 29-83

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0872	Message Buffer Cycle Counter Filter Register 14 (FR_MBCCFR14)	R/W	0xUUUU	on page 29-85
0x0874	Message Buffer Frame ID Register 14 (FR_MBFIDR14)	R/W	0x0UUU	on page 29-86
0x0876	Message Buffer Index Register 14 (FR_MBIDXR14)	R/W	0x00UU	on page 29-87
0x0878	Message Buffer Configuration, Control, Status Register 15 (FR_MBCCSR15)	R/W	0x0000	on page 29-83
0x087A	Message Buffer Cycle Counter Filter Register 15 (FR_MBCCFR15)	R/W	0xUUUU	on page 29-85
0x087C	Message Buffer Frame ID Register 15 (FR_MBFIDR15)	R/W	0x0UUU	on page 29-86
0x087E	Message Buffer Index Register 15 (FR_MBIDXR15)	R/W	0x00UU	on page 29-87
0x0880	Message Buffer Configuration, Control, Status Register 16 (FR_MBCCSR16)	R/W	0x0000	on page 29-83
0x0882	Message Buffer Cycle Counter Filter Register 16 (FR_MBCCFR16)	R/W	0xUUUU	on page 29-85
0x0884	Message Buffer Frame ID Register 16 (FR_MBFIDR16)	R/W	0x0UUU	on page 29-86
0x0886	Message Buffer Index Register 16 (FR_MBIDXR16)	R/W	0x00UU	on page 29-87
0x0888	Message Buffer Configuration, Control, Status Register 17 (FR_MBCCSR17)	R/W	0x0000	on page 29-83
0x088A	Message Buffer Cycle Counter Filter Register 17 (FR_MBCCFR17)	R/W	0xUUUU	on page 29-85
0x088C	Message Buffer Frame ID Register 17 (FR_MBFIDR17)	R/W	0x0UUU	on page 29-86
0x088E	Message Buffer Index Register 17 (FR_MBIDXR17)	R/W	0x00UU	on page 29-87
0x0890	Message Buffer Configuration, Control, Status Register 18 (FR_MBCCSR18)	R/W	0x0000	on page 29-83
0x0892	Message Buffer Cycle Counter Filter Register 18 (FR_MBCCFR18)	R/W	0xUUUU	on page 29-85
0x0894	Message Buffer Frame ID Register 18 (FR_MBFIDR18)	R/W	0x0UUU	on page 29-86
0x0896	Message Buffer Index Register 18 (FR_MBIDXR18)	R/W	0x00UU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0898	Message Buffer Configuration, Control, Status Register 19 (FR_MBCCSR19)	R/W	0x0000	on page 29-83
0x089A	Message Buffer Cycle Counter Filter Register 19 (FR_MBCCFR19)	R/W	0xUUUU	on page 29-85
0x089C	Message Buffer Frame ID Register 19 (FR_MBFIDR19)	R/W	0x0UUU	on page 29-86
0x089E	Message Buffer Index Register 19 (FR_MBIDXR19)	R/W	0x00UU	on page 29-87
0x08A0	Message Buffer Configuration, Control, Status Register 20 (FR_MBCCSR20)	R/W	0x0000	on page 29-83
0x08A2	Message Buffer Cycle Counter Filter Register 20 (FR_MBCCFR20)	R/W	0xUUUU	on page 29-85
0x08A4	Message Buffer Frame ID Register 20 (FR_MBFIDR20)	R/W	0x0UUU	on page 29-86
0x08A6	Message Buffer Index Register 20 (FR_MBIDXR20)	R/W	0x00UU	on page 29-87
0x08A8	Message Buffer Configuration, Control, Status Register 21 (FR_MBCCSR21)	R/W	0x0000	on page 29-83
0x08AA	Message Buffer Cycle Counter Filter Register 21 (FR_MBCCFR21)	R/W	0xUUUU	on page 29-85
0x08AC	Message Buffer Frame ID Register 21 (FR_MBFIDR21)	R/W	0x0UUU	on page 29-86
0x08AE	Message Buffer Index Register 21 (FR_MBIDXR21)	R/W	0x00UU	on page 29-87
0x08B0	Message Buffer Configuration, Control, Status Register 22 (FR_MBCCSR22)	R/W	0x0000	on page 29-83
0x08B2	Message Buffer Cycle Counter Filter Register 22 (FR_MBCCFR22)	R/W	0xUUUU	on page 29-85
0x08B4	Message Buffer Frame ID Register 22 (FR_MBFIDR22)	R/W	0x0UUU	on page 29-86
0x08B6	Message Buffer Index Register 22 (FR_MBIDXR22)	R/W	0x00UU	on page 29-87
0x08B8	Message Buffer Configuration, Control, Status Register 23 (FR_MBCCSR23)	R/W	0x0000	on page 29-83
0x08BA	Message Buffer Cycle Counter Filter Register 23 (FR_MBCCFR23)	R/W	0xUUUU	on page 29-85
0x08BC	Message Buffer Frame ID Register 23 (FR_MBFIDR23)	R/W	0x0UUU	on page 29-86

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x08BE	Message Buffer Index Register 23 (FR_MBIDXR23)	R/W	0x00UU	on page 29-87
0x08C0	Message Buffer Configuration, Control, Status Register 24 (FR_MBCCSR24)	R/W	0x0000	on page 29-83
0x08C2	Message Buffer Cycle Counter Filter Register 24 (FR_MBCCFR24)	R/W	0xUUUU	on page 29-85
0x08C4	Message Buffer Frame ID Register 24 (FR_MBFIDR24)	R/W	0x0UUU	on page 29-86
0x08C6	Message Buffer Index Register 24 (FR_MBIDXR24)	R/W	0x00UU	on page 29-87
0x08C8	Message Buffer Configuration, Control, Status Register 25 (FR_MBCCSR25)	R/W	0x0000	on page 29-83
0x08CA	Message Buffer Cycle Counter Filter Register 25 (FR_MBCCFR25)	R/W	0xUUUU	on page 29-85
0x08CC	Message Buffer Frame ID Register 25 (FR_MBFIDR25)	R/W	0x0UUU	on page 29-86
0x08CE	Message Buffer Index Register 25 (FR_MBIDXR25)	R/W	0x00UU	on page 29-87
0x08D0	Message Buffer Configuration, Control, Status Register 26 (FR_MBCCSR26)	R/W	0x0000	on page 29-83
0x08D2	Message Buffer Cycle Counter Filter Register 26 (FR_MBCCFR26)	R/W	0xUUUU	on page 29-85
0x08D4	Message Buffer Frame ID Register 26 (FR_MBFIDR26)	R/W	0x0UUU	on page 29-86
0x08D6	Message Buffer Index Register 26 (FR_MBIDXR26)	R/W	0x00UU	on page 29-87
0x08D8	Message Buffer Configuration, Control, Status Register 27 (FR_MBCCSR27)	R/W	0x0000	on page 29-83
0x08DA	Message Buffer Cycle Counter Filter Register 27 (FR_MBCCFR27)	R/W	0xUUUU	on page 29-85
0x08DC	Message Buffer Frame ID Register 27 (FR_MBFIDR27)	R/W	0x0UUU	on page 29-86
0x08DE	Message Buffer Index Register 27 (FR_MBIDXR27)	R/W	0x00UU	on page 29-87
0x08E0	Message Buffer Configuration, Control, Status Register 28 (FR_MBCCSR28)	R/W	0x0000	on page 29-83
0x08E2	Message Buffer Cycle Counter Filter Register 28 (FR_MBCCFR28)	R/W	0xUUUU	on page 29-85

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x08E4	Message Buffer Frame ID Register 28 (FR_MBFIDR28)	R/W	0x0UUU	on page 29-86
0x08E6	Message Buffer Index Register 28 (FR_MBIDXR28)	R/W	0x00UU	on page 29-87
0x08E8	Message Buffer Configuration, Control, Status Register 29 (FR_MBCCSR29)	R/W	0x0000	on page 29-83
0x08EA	Message Buffer Cycle Counter Filter Register 29 (FR_MBCCFR29)	R/W	0xUUUU	on page 29-85
0x08EC	Message Buffer Frame ID Register 29 (FR_MBFIDR29)	R/W	0x0UUU	on page 29-86
0x08EE	Message Buffer Index Register 29 (FR_MBIDXR29)	R/W	0x00UU	on page 29-87
0x08F0	Message Buffer Configuration, Control, Status Register 30 (FR_MBCCSR30)	R/W	0x0000	on page 29-83
0x08F2	Message Buffer Cycle Counter Filter Register 30 (FR_MBCCFR30)	R/W	0xUUUU	on page 29-85
0x08F4	Message Buffer Frame ID Register 30 (FR_MBFIDR30)	R/W	0x0UUU	on page 29-86
0x08F6	Message Buffer Index Register 30 (FR_MBIDXR30)	R/W	0x00UU	on page 29-87
0x08F8	Message Buffer Configuration, Control, Status Register 31 (FR_MBCCSR31)	R/W	0x0000	on page 29-83
0x08FA	Message Buffer Cycle Counter Filter Register 31 (FR_MBCCFR31)	R/W	0xUUUU	on page 29-85
0x08FC	Message Buffer Frame ID Register 31 (FR_MBFIDR31)	R/W	0x0UUU	on page 29-86
0x08FE	Message Buffer Index Register 31 (FR_MBIDXR31)	R/W	0x00UU	on page 29-87
0x0900	Message Buffer Configuration, Control, Status Register 32 (FR_MBCCSR32)	R/W	0x0000	on page 29-83
0x0902	Message Buffer Cycle Counter Filter Register 32 (FR_MBCCFR32)	R/W	0xUUUU	on page 29-85
0x0904	Message Buffer Frame ID Register 32 (FR_MBFIDR32)	R/W	0x0UUU	on page 29-86
0x0906	Message Buffer Index Register 32 (FR_MBIDXR32)	R/W	0x00UU	on page 29-87
0x0908	Message Buffer Configuration, Control, Status Register 33 (FR_MBCCSR33)	R/W	0x0000	on page 29-83

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x090A	Message Buffer Cycle Counter Filter Register 33 (FR_MBCCFR33)	R/W	0xUUUU	on page 29-85
0x090C	Message Buffer Frame ID Register 33 (FR_MBFIDR33)	R/W	0x0UUU	on page 29-86
0x090E	Message Buffer Index Register 33 (FR_MBIDXR33)	R/W	0x00UU	on page 29-87
0x0910	Message Buffer Configuration, Control, Status Register 34 (FR_MBCCSR34)	R/W	0x0000	on page 29-83
0x0912	Message Buffer Cycle Counter Filter Register 34 (FR_MBCCFR34)	R/W	0xUUUU	on page 29-85
0x0914	Message Buffer Frame ID Register 34 (FR_MBFIDR34)	R/W	0x0UUU	on page 29-86
0x0916	Message Buffer Index Register 34 (FR_MBIDXR34)	R/W	0x00UU	on page 29-87
0x0918	Message Buffer Configuration, Control, Status Register 35 (FR_MBCCSR35)	R/W	0x0000	on page 29-83
0x091A	Message Buffer Cycle Counter Filter Register 35 (FR_MBCCFR35)	R/W	0xUUUU	on page 29-85
0x091C	Message Buffer Frame ID Register 35 (FR_MBFIDR35)	R/W	0x0UUU	on page 29-86
0x091E	Message Buffer Index Register 35 (FR_MBIDXR35)	R/W	0x00UU	on page 29-87
0x0920	Message Buffer Configuration, Control, Status Register 36 (FR_MBCCSR36)	R/W	0x0000	on page 29-83
0x0922	Message Buffer Cycle Counter Filter Register 36 (FR_MBCCFR36)	R/W	0xUUUU	on page 29-85
0x0924	Message Buffer Frame ID Register 36 (FR_MBFIDR36)	R/W	0x0UUU	on page 29-86
0x0926	Message Buffer Index Register 36 (FR_MBIDXR36)	R/W	0x00UU	on page 29-87
0x0928	Message Buffer Configuration, Control, Status Register 37 (FR_MBCCSR37)	R/W	0x0000	on page 29-83
0x092A	Message Buffer Cycle Counter Filter Register 37 (FR_MBCCFR37)	R/W	0xUUUU	on page 29-85
0x092C	Message Buffer Frame ID Register 37 (FR_MBFIDR37)	R/W	0x0UUU	on page 29-86
0x092E	Message Buffer Index Register 37 (FR_MBIDXR37)	R/W	0x00UU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0930	Message Buffer Configuration, Control, Status Register 38 (FR_MBCCSR38)	R/W	0x0000	on page 29-83
0x0932	Message Buffer Cycle Counter Filter Register 38 (FR_MBCCFR38)	R/W	0xUUUU	on page 29-85
0x0934	Message Buffer Frame ID Register 38 (FR_MBFIDR38)	R/W	0x0UUU	on page 29-86
0x0936	Message Buffer Index Register 38 (FR_MBIDXR38)	R/W	0x00UU	on page 29-87
0x0938	Message Buffer Configuration, Control, Status Register 39 (FR_MBCCSR39)	R/W	0x0000	on page 29-83
0x093A	Message Buffer Cycle Counter Filter Register 39 (FR_MBCCFR39)	R/W	0xUUUU	on page 29-85
0x093C	Message Buffer Frame ID Register 39 (FR_MBFIDR39)	R/W	0x0UUU	on page 29-86
0x093E	Message Buffer Index Register 39 (FR_MBIDXR39)	R/W	0x00UU	on page 29-87
0x0940	Message Buffer Configuration, Control, Status Register 40 (FR_MBCCSR40)	R/W	0x0000	on page 29-83
0x0942	Message Buffer Cycle Counter Filter Register 40 (FR_MBCCFR40)	R/W	0xUUUU	on page 29-85
0x0944	Message Buffer Frame ID Register 40 (FR_MBFIDR40)	R/W	0x0UUU	on page 29-86
0x0946	Message Buffer Index Register 40 (FR_MBIDXR40)	R/W	0x00UU	on page 29-87
0x0948	Message Buffer Configuration, Control, Status Register 41 (FR_MBCCSR41)	R/W	0x0000	on page 29-83
0x094A	Message Buffer Cycle Counter Filter Register 41 (FR_MBCCFR41)	R/W	0xUUUU	on page 29-85
0x094C	Message Buffer Frame ID Register 41 (FR_MBFIDR41)	R/W	0x0UUU	on page 29-86
0x094E	Message Buffer Index Register 41 (FR_MBIDXR41)	R/W	0x00UU	on page 29-87
0x0950	Message Buffer Configuration, Control, Status Register 42 (FR_MBCCSR42)	R/W	0x0000	on page 29-83
0x0952	Message Buffer Cycle Counter Filter Register 42 (FR_MBCCFR42)	R/W	0xUUUU	on page 29-85
0x0954	Message Buffer Frame ID Register 42 (FR_MBFIDR42)	R/W	0x0UUU	on page 29-86

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x0956	Message Buffer Index Register 42 (FR_MBIDXR42)	R/W	0x00UU	on page 29-87
0x0958	Message Buffer Configuration, Control, Status Register 43 (FR_MBCCSR43)	R/W	0x0000	on page 29-83
0x095A	Message Buffer Cycle Counter Filter Register 43 (FR_MBCCFR43)	R/W	0xUUUU	on page 29-85
0x095C	Message Buffer Frame ID Register 43 (FR_MBFIDR43)	R/W	0x0UUU	on page 29-86
0x095E	Message Buffer Index Register 43 (FR_MBIDXR43)	R/W	0x00UU	on page 29-87
0x0960	Message Buffer Configuration, Control, Status Register 44 (FR_MBCCSR44)	R/W	0x0000	on page 29-83
0x0962	Message Buffer Cycle Counter Filter Register 44 (FR_MBCCFR44)	R/W	0xUUUU	on page 29-85
0x0964	Message Buffer Frame ID Register 44 (FR_MBFIDR44)	R/W	0x0UUU	on page 29-86
0x0966	Message Buffer Index Register 44 (FR_MBIDXR44)	R/W	0x00UU	on page 29-87
0x0968	Message Buffer Configuration, Control, Status Register 45 (FR_MBCCSR45)	R/W	0x0000	on page 29-83
0x096A	Message Buffer Cycle Counter Filter Register 45 (FR_MBCCFR45)	R/W	0xUUUU	on page 29-85
0x096C	Message Buffer Frame ID Register 45 (FR_MBFIDR45)	R/W	0x0UUU	on page 29-86
0x096E	Message Buffer Index Register 45 (FR_MBIDXR45)	R/W	0x00UU	on page 29-87
0x0970	Message Buffer Configuration, Control, Status Register 46 (FR_MBCCSR46)	R/W	0x0000	on page 29-83
0x0972	Message Buffer Cycle Counter Filter Register 46 (FR_MBCCFR46)	R/W	0xUUUU	on page 29-85
0x0974	Message Buffer Frame ID Register 46 (FR_MBFIDR46)	R/W	0x0UUU	on page 29-86
0x0976	Message Buffer Index Register 46 (FR_MBIDXR46)	R/W	0x00UU	on page 29-87
0x0978	Message Buffer Configuration, Control, Status Register 47 (FR_MBCCSR47)	R/W	0x0000	on page 29-83
0x097A	Message Buffer Cycle Counter Filter Register 47 (FR_MBCCFR47)	R/W	0xUUUU	on page 29-85

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x097C	Message Buffer Frame ID Register 47 (FR_MBFIDR47)	R/W	0x0UUU	on page 29-86
0x097E	Message Buffer Index Register 47 (FR_MBIDXR47)	R/W	0x00UU	on page 29-87
0x0980	Message Buffer Configuration, Control, Status Register 48 (FR_MBCCSR48)	R/W	0x0000	on page 29-83
0x0982	Message Buffer Cycle Counter Filter Register 48 (FR_MBCCFR48)	R/W	0xUUUU	on page 29-85
0x0984	Message Buffer Frame ID Register 48 (FR_MBFIDR48)	R/W	0x0UUU	on page 29-86
0x0986	Message Buffer Index Register 48 (FR_MBIDXR48)	R/W	0x00UU	on page 29-87
0x0988	Message Buffer Configuration, Control, Status Register 49 (FR_MBCCSR49)	R/W	0x0000	on page 29-83
0x098A	Message Buffer Cycle Counter Filter Register 49 (FR_MBCCFR49)	R/W	0xUUUU	on page 29-85
0x098C	Message Buffer Frame ID Register 49 (FR_MBFIDR49)	R/W	0x0UUU	on page 29-86
0x098E	Message Buffer Index Register 49 (FR_MBIDXR49)	R/W	0x00UU	on page 29-87
0x0990	Message Buffer Configuration, Control, Status Register 50 (FR_MBCCSR50)	R/W	0x0000	on page 29-83
0x0992	Message Buffer Cycle Counter Filter Register 50 (FR_MBCCFR50)	R/W	0xUUUU	on page 29-85
0x0994	Message Buffer Frame ID Register 50 (FR_MBFIDR50)	R/W	0x0UUU	on page 29-86
0x0996	Message Buffer Index Register 50 (FR_MBIDXR50)	R/W	0x00UU	on page 29-87
0x0998	Message Buffer Configuration, Control, Status Register 51 (FR_MBCCSR51)	R/W	0x0000	on page 29-83
0x099A	Message Buffer Cycle Counter Filter Register 51 (FR_MBCCFR51)	R/W	0xUUUU	on page 29-85
0x099C	Message Buffer Frame ID Register 51 (FR_MBFIDR51)	R/W	0x0UUU	on page 29-86
0x099E	Message Buffer Index Register 51 (FR_MBIDXR51)	R/W	0x00UU	on page 29-87
0x09A0	Message Buffer Configuration, Control, Status Register 52 (FR_MBCCSR52)	R/W	0x0000	on page 29-83

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x09A2	Message Buffer Cycle Counter Filter Register 52 (FR_MBCCFR52)	R/W	0xUUUU	on page 29-85
0x09A4	Message Buffer Frame ID Register 52 (FR_MBFIDR52)	R/W	0x0UUU	on page 29-86
0x09A6	Message Buffer Index Register 52 (FR_MBIDXR52)	R/W	0x00UU	on page 29-87
0x09A8	Message Buffer Configuration, Control, Status Register 53 (FR_MBCCSR53)	R/W	0x0000	on page 29-83
0x09AA	Message Buffer Cycle Counter Filter Register 53 (FR_MBCCFR53)	R/W	0xUUUU	on page 29-85
0x09AC	Message Buffer Frame ID Register 53 (FR_MBFIDR53)	R/W	0x0UUU	on page 29-86
0x09AE	Message Buffer Index Register 53 (FR_MBIDXR53)	R/W	0x00UU	on page 29-87
0x09B0	Message Buffer Configuration, Control, Status Register 54 (FR_MBCCSR54)	R/W	0x0000	on page 29-83
0x09B2	Message Buffer Cycle Counter Filter Register 54 (FR_MBCCFR54)	R/W	0xUUUU	on page 29-85
0x09B4	Message Buffer Frame ID Register 54 (FR_MBFIDR54)	R/W	0x0UUU	on page 29-86
0x09B6	Message Buffer Index Register 54 (FR_MBIDXR54)	R/W	0x00UU	on page 29-87
0x09B8	Message Buffer Configuration, Control, Status Register 55 (FR_MBCCSR55)	R/W	0x0000	on page 29-83
0x09BA	Message Buffer Cycle Counter Filter Register 55 (FR_MBCCFR55)	R/W	0xUUUU	on page 29-85
0x09BC	Message Buffer Frame ID Register 55 (FR_MBFIDR55)	R/W	0x0UUU	on page 29-86
0x09BE	Message Buffer Index Register 55 (FR_MBIDXR55)	R/W	0x00UU	on page 29-87
0x09C0	Message Buffer Configuration, Control, Status Register 56 (FR_MBCCSR56)	R/W	0x0000	on page 29-83
0x09C2	Message Buffer Cycle Counter Filter Register 56 (FR_MBCCFR56)	R/W	0xUUUU	on page 29-85
0x09C4	Message Buffer Frame ID Register 56 (FR_MBFIDR56)	R/W	0x0UUU	on page 29-86
0x09C6	Message Buffer Index Register 56 (FR_MBIDXR56)	R/W	0x00UU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x09C8	Message Buffer Configuration, Control, Status Register 57 (FR_MBCCSR57)	R/W	0x0000	on page 29-83
0x09CA	Message Buffer Cycle Counter Filter Register 57 (FR_MBCCFR57)	R/W	0xUUUU	on page 29-85
0x09CC	Message Buffer Frame ID Register 57 (FR_MBFIDR57)	R/W	0x0UUU	on page 29-86
0x09CE	Message Buffer Index Register 57 (FR_MBIDXR57)	R/W	0x00UU	on page 29-87
0x09D0	Message Buffer Configuration, Control, Status Register 58 (FR_MBCCSR58)	R/W	0x0000	on page 29-83
0x09D2	Message Buffer Cycle Counter Filter Register 58 (FR_MBCCFR58)	R/W	0xUUUU	on page 29-85
0x09D4	Message Buffer Frame ID Register 58 (FR_MBFIDR58)	R/W	0x0UUU	on page 29-86
0x09D6	Message Buffer Index Register 58 (FR_MBIDXR58)	R/W	0x00UU	on page 29-87
0x09D8	Message Buffer Configuration, Control, Status Register 59 (FR_MBCCSR59)	R/W	0x0000	on page 29-83
0x09DA	Message Buffer Cycle Counter Filter Register 59 (FR_MBCCFR59)	R/W	0xUUUU	on page 29-85
0x09DC	Message Buffer Frame ID Register 59 (FR_MBFIDR59)	R/W	0x0UUU	on page 29-86
0x09DE	Message Buffer Index Register 59 (FR_MBIDXR59)	R/W	0x00UU	on page 29-87
0x09E0	Message Buffer Configuration, Control, Status Register 60 (FR_MBCCSR60)	R/W	0x0000	on page 29-83
0x09E2	Message Buffer Cycle Counter Filter Register 60 (FR_MBCCFR60)	R/W	0xUUUU	on page 29-85
0x09E4	Message Buffer Frame ID Register 60 (FR_MBFIDR60)	R/W	0x0UUU	on page 29-86
0x09E6	Message Buffer Index Register 60 (FR_MBIDXR60)	R/W	0x00UU	on page 29-87
0x09E8	Message Buffer Configuration, Control, Status Register 61 (FR_MBCCSR61)	R/W	0x0000	on page 29-83
0x09EA	Message Buffer Cycle Counter Filter Register 61 (FR_MBCCFR61)	R/W	0xUUUU	on page 29-85
0x09EC	Message Buffer Frame ID Register 61 (FR_MBFIDR61)	R/W	0x0UUU	on page 29-86

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x09EE	Message Buffer Index Register 61 (FR_MBIDXR61)	R/W	0x00UU	on page 29-87
0x09F0	Message Buffer Configuration, Control, Status Register 62 (FR_MBCCSR62)	R/W	0x0000	on page 29-83
0x09F2	Message Buffer Cycle Counter Filter Register 62 (FR_MBCCFR62)	R/W	0xUUUU	on page 29-85
0x09F4	Message Buffer Frame ID Register 62 (FR_MBFIDR62)	R/W	0x0UUU	on page 29-86
0x09F6	Message Buffer Index Register 62 (FR_MBIDXR62)	R/W	0x00UU	on page 29-87
0x09F8	Message Buffer Configuration, Control, Status Register 63 (FR_MBCCSR63)	R/W	0x0000	on page 29-83
0x09FA	Message Buffer Cycle Counter Filter Register 63 (FR_MBCCFR63)	R/W	0xUUUU	on page 29-85
0x09FC	Message Buffer Frame ID Register 63 (FR_MBFIDR63)	R/W	0x0UUU	on page 29-86
0x09FE	Message Buffer Index Register 63 (FR_MBIDXR63)	R/W	0x00UU	on page 29-87
0x0A00–0x0FFF	Reserved			
0x1000	Message Buffer Data Field Offset Register 0 (FR_MBDOR0)	R/W	0xUUUU	on page 29-87
0x1002	Message Buffer Data Field Offset Register 1 (FR_MBDOR1)	R/W	0xUUUU	on page 29-87
0x1004	Message Buffer Data Field Offset Register 2 (FR_MBDOR2)	R/W	0xUUUU	on page 29-87
0x1006	Message Buffer Data Field Offset Register 3 (FR_MBDOR3)	R/W	0xUUUU	on page 29-87
0x1008	Message Buffer Data Field Offset Register 4 (FR_MBDOR4)	R/W	0xUUUU	on page 29-87
0x100A	Message Buffer Data Field Offset Register 5 (FR_MBDOR5)	R/W	0xUUUU	on page 29-87
0x100C	Message Buffer Data Field Offset Register 6 (FR_MBDOR6)	R/W	0xUUUU	on page 29-87
0x100E	Message Buffer Data Field Offset Register 7 (FR_MBDOR7)	R/W	0xUUUU	on page 29-87
0x1010	Message Buffer Data Field Offset Register 8 (FR_MBDOR8)	R/W	0xUUUU	on page 29-87
0x1012	Message Buffer Data Field Offset Register 9 (FR_MBDOR9)	R/W	0xUUUU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x1014	Message Buffer Data Field Offset Register 10 (FR_MBDOR10)	R/W	0xUUUU	on page 29-87
0x1016	Message Buffer Data Field Offset Register 11 (FR_MBDOR11)	R/W	0xUUUU	on page 29-87
0x1018	Message Buffer Data Field Offset Register 12 (FR_MBDOR12)	R/W	0xUUUU	on page 29-87
0x101A	Message Buffer Data Field Offset Register 13 (FR_MBDOR13)	R/W	0xUUUU	on page 29-87
0x101C	Message Buffer Data Field Offset Register 14 (FR_MBDOR14)	R/W	0xUUUU	on page 29-87
0x101E	Message Buffer Data Field Offset Register 15 (FR_MBDOR15)	R/W	0xUUUU	on page 29-87
0x1020	Message Buffer Data Field Offset Register 16 (FR_MBDOR16)	R/W	0xUUUU	on page 29-87
0x1022	Message Buffer Data Field Offset Register 17 (FR_MBDOR17)	R/W	0xUUUU	on page 29-87
0x1024	Message Buffer Data Field Offset Register 18 (FR_MBDOR18)	R/W	0xUUUU	on page 29-87
0x1026	Message Buffer Data Field Offset Register 19 (FR_MBDOR19)	R/W	0xUUUU	on page 29-87
0x1028	Message Buffer Data Field Offset Register 20 (FR_MBDOR20)	R/W	0xUUUU	on page 29-87
0x102A	Message Buffer Data Field Offset Register 21 (FR_MBDOR21)	R/W	0xUUUU	on page 29-87
0x102C	Message Buffer Data Field Offset Register 22 (FR_MBDOR22)	R/W	0xUUUU	on page 29-87
0x102E	Message Buffer Data Field Offset Register 23 (FR_MBDOR23)	R/W	0xUUUU	on page 29-87
0x1030	Message Buffer Data Field Offset Register 24 (FR_MBDOR24)	R/W	0xUUUU	on page 29-87
0x1032	Message Buffer Data Field Offset Register 25 (FR_MBDOR25)	R/W	0xUUUU	on page 29-87
0x1034	Message Buffer Data Field Offset Register 26 (FR_MBDOR26)	R/W	0xUUUU	on page 29-87
0x1036	Message Buffer Data Field Offset Register 27 (FR_MBDOR27)	R/W	0xUUUU	on page 29-87
0x1038	Message Buffer Data Field Offset Register 28 (FR_MBDOR28)	R/W	0xUUUU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x103A	Message Buffer Data Field Offset Register 29 (FR_MBDOR29)	R/W	0xUUUU	on page 29-87
0x103C	Message Buffer Data Field Offset Register 30 (FR_MBDOR30)	R/W	0xUUUU	on page 29-87
0x103E	Message Buffer Data Field Offset Register 31 (FR_MBDOR31)	R/W	0xUUUU	on page 29-87
0x1040	Message Buffer Data Field Offset Register 32 (FR_MBDOR32)	R/W	0xUUUU	on page 29-87
0x1042	Message Buffer Data Field Offset Register 33 (FR_MBDOR33)	R/W	0xUUUU	on page 29-87
0x1044	Message Buffer Data Field Offset Register 34 (FR_MBDOR34)	R/W	0xUUUU	on page 29-87
0x1046	Message Buffer Data Field Offset Register 35 (FR_MBDOR35)	R/W	0xUUUU	on page 29-87
0x1048	Message Buffer Data Field Offset Register 36 (FR_MBDOR36)	R/W	0xUUUU	on page 29-87
0x104A	Message Buffer Data Field Offset Register 37 (FR_MBDOR37)	R/W	0xUUUU	on page 29-87
0x104C	Message Buffer Data Field Offset Register 38 (FR_MBDOR38)	R/W	0xUUUU	on page 29-87
0x104E	Message Buffer Data Field Offset Register 39 (FR_MBDOR39)	R/W	0xUUUU	on page 29-87
0x1050	Message Buffer Data Field Offset Register 40 (FR_MBDOR40)	R/W	0xUUUU	on page 29-87
0x1052	Message Buffer Data Field Offset Register 41 (FR_MBDOR41)	R/W	0xUUUU	on page 29-87
0x1054	Message Buffer Data Field Offset Register 42 (FR_MBDOR42)	R/W	0xUUUU	on page 29-87
0x1056	Message Buffer Data Field Offset Register 43 (FR_MBDOR43)	R/W	0xUUUU	on page 29-87
0x1058	Message Buffer Data Field Offset Register 44 (FR_MBDOR44)	R/W	0xUUUU	on page 29-87
0x105A	Message Buffer Data Field Offset Register 45 (FR_MBDOR45)	R/W	0xUUUU	on page 29-87
0x105C	Message Buffer Data Field Offset Register 46 (FR_MBDOR46)	R/W	0xUUUU	on page 29-87
0x105E	Message Buffer Data Field Offset Register 47 (FR_MBDOR47)	R/W	0xUUUU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x1060	Message Buffer Data Field Offset Register 48 (FR_MBDOR48)	R/W	0xUUUU	on page 29-87
0x1062	Message Buffer Data Field Offset Register 49 (FR_MBDOR49)	R/W	0xUUUU	on page 29-87
0x1064	Message Buffer Data Field Offset Register 50 (FR_MBDOR50)	R/W	0xUUUU	on page 29-87
0x1066	Message Buffer Data Field Offset Register 51 (FR_MBDOR51)	R/W	0xUUUU	on page 29-87
0x1068	Message Buffer Data Field Offset Register 52 (FR_MBDOR52)	R/W	0xUUUU	on page 29-87
0x106A	Message Buffer Data Field Offset Register 53 (FR_MBDOR53)	R/W	0xUUUU	on page 29-87
0x106C	Message Buffer Data Field Offset Register 54 (FR_MBDOR54)	R/W	0xUUUU	on page 29-87
0x106E	Message Buffer Data Field Offset Register 55 (FR_MBDOR55)	R/W	0xUUUU	on page 29-87
0x1070	Message Buffer Data Field Offset Register 56 (FR_MBDOR56)	R/W	0xUUUU	on page 29-87
0x1072	Message Buffer Data Field Offset Register 57 (FR_MBDOR57)	R/W	0xUUUU	on page 29-87
0x1074	Message Buffer Data Field Offset Register 58 (FR_MBDOR58)	R/W	0xUUUU	on page 29-87
0x1076	Message Buffer Data Field Offset Register 59 (FR_MBDOR59)	R/W	0xUUUU	on page 29-87
0x1078	Message Buffer Data Field Offset Register 60 (FR_MBDOR60)	R/W	0xUUUU	on page 29-87
0x107A	Message Buffer Data Field Offset Register 61 (FR_MBDOR61)	R/W	0xUUUU	on page 29-87
0x107C	Message Buffer Data Field Offset Register 62 (FR_MBDOR62)	R/W	0xUUUU	on page 29-87
0x107E	Message Buffer Data Field Offset Register 63 (FR_MBDOR63)	R/W	0xUUUU	on page 29-87
0x1080	Message Buffer Data Field Offset Register 64 (FR_MBDOR64)	R/W	0xUUUU	on page 29-87
0x1082	Message Buffer Data Field Offset Register 65 (FR_MBDOR65)	R/W	0xUUUU	on page 29-87
0x1084	Message Buffer Data Field Offset Register 66 (FR_MBDOR66)	R/W	0xUUUU	on page 29-87

Table A-2. PXS30 detailed register map (continued)

Module Base Address Offset from base	Register	Access ¹	Reset Value ^{2, 3}	Location
0x1086	Message Buffer Data Field Offset Register 67 (FR_MBDOR67)	R/W	0xUUUU	on page 29-87
0x1088–0x108F	Reserved			
0x1090	LRAM ECC Error Test Register 0 (FR_LEETR0)	R/W	0xUUUU	on page 29-88
0x1092	LRAM ECC Error Test Register 1 (FR_LEETR1)	R/W	0xUUUU	on page 29-88
0x1094	LRAM ECC Error Test Register 2 (FR_LEETR2)	R/W	0xUUUU	on page 29-88
0x1096	LRAM ECC Error Test Register 3 (FR_LEETR3)	R/W	0xUUUU	on page 29-88
0x1098	LRAM ECC Error Test Register 4 (FR_LEETR4)	R/W	0xUUUU	on page 29-88
0x109A	LRAM ECC Error Test Register 5 (FR_LEETR5)	R/W	0xUUUU	on page 29-88
0x109C–0x3FFF	Reserved			
Reserved 0xFFFFE_4000 — 0xFFFF_BFFF				
0xFFFF_C000 (LSM/DPM)	BAM on page 12-1			

NOTES:

- ¹ In this column, R/W indicates a read/write register, R indicates a read-only register, and W indicates a write-only register. Note that R/W registers may contain some read-only or write-only bits.
- ² In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-, 16-, and 32-bit registers, respectively.
- ³ In this column, the symbol “U” indicates one or more bits in a byte are undefined at reset. See the associated description for more information.
- ⁴ MPROT_n mapping varies depending on LS/DP mode. See [Table 10-3](#).
- ⁵ See the associated register description for more information.
- ⁶ A complete list of address offsets for INTC_PSR is provided in [Table 32-8](#).
- ⁷ The PRI fields are 'reserved' for peripheral interrupt requests whose vectors are labeled as Not Used in [Table 32-10](#).
- ⁸ Device-specific. Please see register description.
- ⁹ GPIO [35], GPIO [40], GPIO [41], GPIO [61], GPIO [63], GPIO [65], GPIO [67], GPIO [72], GPIO [77], GPIO [79], GPIO [81], GPIO [82], GPIO [83], GPIO [96], GPIO [97], GPIO [104], GPIO [105], GPIO [106], and GPIO [107] are not implemented.
- ¹⁰ Watchdog timer is implemented on eTimer_0 only. On eTimer_1 and eTimer_2, this register space is reserved.
- ¹¹ A complete list of address offsets for INTC_PSR is provided in [Table 32-8](#).
- ¹² The PRI fields are 'reserved' for peripheral interrupt requests whose vectors are labeled as Not Used in [Table 644](#).
- ¹³ This register is implemented on DSPI0 and DSPI1, but not on DSPI2.

Appendix B

Revision History

B.1 Revision history

This appendix describes corrections to the *PXS30 Microcontroller Reference Manual (PXS30RM)*. For convenience, the corrections are grouped by revision.

Since this is the first revision of this document, no changes are listed.

Table B-1. PXS30 revision history

Date	Revision	Changes
30 Sep 2011	1	Initial release.

