



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Increase Application Performance and Shorten Debug Time Using QorIQ Processors Advanced Debug Capabilities: CodeWarrior Software Analysis

## FTF-ENT-F0104

Ed Martinez  
CodeWarrior Software Analysis



June 2012

Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.





# Agenda

- **High Level introduction to the QorIQ Debug IP**
  - Trace support
  - Performance support
- **Freescale tools**
  - Trace tools
  - Performance analysis tools
- **Common Use Cases**
  - Cores
  - Memory related
  - Other SoC components (DPAA)
- **Q&A**



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Introduction to the QorIQ Debug IP



Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# Stage – What Do We Need to Think About?

- Accessibility
- Concurrency
- Bandwidth
- Intrusiveness
- Security
- The answer?





**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Accessibility

---



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.


# Physical Access



One Bit



# Physical Access



## One Byte



# Physical Access




## One Byte



# Physical Access: Magnetic Core Memory



# PDP-8 Main Register Board







# External Cache and Math Coprocessors



# Board-Level Access






# Ethernet or USB JTAG Probe

- **Pros:** Ubiquitous. Inexpensive, Single-socket, Daisy-Chainable





# All on One Die



# All on One Die




# Single Core – Software Debug

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

Printf






**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Concurrency

---



Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# Multicore Application Migration

Instruction  
Breakpoints

Data  
Watchpoints

Run Control  
Halt, Step

printf

Application Software

Operating System

Multiple cores and Data Path Accelerators  
Single core SOC






# Multicore Application Migration

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf




# Multicore Application Migration

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf




# Multicore Application Migration

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf




# Multicore Application Migration

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf




# Multicore Application Migration

Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf






Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf



Breakpoints

Watchpoints

Run Control

Trace




Instruction Breakpoints

Data Watchpoints

Run Control Halt, Step

printf



Breakpoints

Watchpoints

Run Control



Trace





**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION


# Bandwidth and Intrusiveness



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# JTAG Limitations


- **JTAG**
  - Sample rate
  - Bandwidth
- **P4080 Debug Trace Sources**
  - 8 x Cores at 1.5 GHz
  - 2 x DDR controllers
  - L1, L2, L3 caches
  - 2 x Frame Managers
    - 1 x 10G Ethernet controllers
    - 4 x 1G Ethernet controllers
  - Queue Manager
  - 3 x PCIe controllers
  - 2 x serial RapidIO™ controllers





**FTF** | **FREESCALE TECHNOLOGY FORUM**  
POWERING INNOVATION

# Security





Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.



# Two Sides to Accessibility


- **Accessibility is a double-edged sword**
  - Great during development process
  - Great during lab or field debug
- **However**
  - Provides an attack surface for hackers
- **Access Methods**
  - Debugger
    - High-Speed Serial
    - JTAG
  - Target-Resident Code Instrumentation





**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION


# Solution: Advanced QorIQ Debug and Performance Monitoring Architecture



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.




# QorIQ P4 Series P4080 Block Diagram






# QorIQ P4 Series P4080 Block Diagram








Probe

x2

Aurora

Next

P4080





# Power Architecture® e500-mc Core

128 KB Backside L2 Cache

32 KB D-Cache

32 KB I-Cache

1024 KB Frontside L3 Cache

64-bit DDR-2 / 3 Memory Controller

1024KB Frontside L3 Cache

64-bit DDR-2 / 3 Memory Controller

## Core Debug

Run Ctrl Trace Counters Events

## DDR Debug

Trace Events

CoreNet \*

### Platform Debug

#### Event Processing Unit

Selection	Combination	Action
		Interrupt
		DMA
		tMMA
		Off Chip
		Trace
		Core(s)
		SoC Evts
		Counters

#### Nexus Port Controller

16K

#### SDC & SFP

#### Nexus Aurora Link

Run Ctrl Trace Marking Events Counters

## Data Path Debug

### SEC 4.0

### Pattern Match Engine 2.0

### QMan

### BMan

### Frame Manager x 2

QMI	Classifier	KeyGen
Policer	Parser	DMA
BMI		
10GE	1GE	1GE
	1GE	1GE

Events Trace

## Ocean Debug

### RapidIO Message Unit (RMU)

### 2x DMA

### PCle

### PCle


### SRIO

### PCle

### SRIO



Probe 4GB




x2

Next

Efficient Solution of Freescale SerDes I/O Drives QoS Freescale Semiconductor





# Power Architecture™ e500-mc Core



## DDR Transaction Message

Field Name	Value
Source	Core 7
Type	Write
Size	8 Double Words
Address	0x004F_0120 <b>XOR Compression</b>
Timestamp	05426984 <b>Granular</b>







Power Architecture™  
e500-mc Core

128 KB  
Backside  
L2 Cache

32 KB 32 KB

1024 KB  
Frontside  
L3 Cache

64-bit  
DDR-2 / 3  
Memory Co

1024KB  
Frontside  
L3 Cache

64-bit  
DDR-2  
Memory Co

DDR Debug

Trace Events

Nexus  
Port  
Controller

16K

### OCeaN Data Payload Message

Field Name
Source
<b>Payload Data</b>
<b>First Beat</b>
Error
Invalid Data
Timestamp



### OCeaN Address Message

Field Name
Source
OCeaN Debug Port
<b>ReqType</b>
<b>Priority</b>
<b>Size</b>
<b>Address</b> XOR Compression
<b>Timestamp</b> Granular

Trace

Data Path Debug

OceaN Debug



18-Lane 5 GHz SerDes






# Power Architecture™ e500-mc Core



## Core Debug



## DDR Debug



## CoreNet




x2

18-Lane 5 GHz SerDes

# Watchpoint Message

Field Name
Source Processor
Watchpoint Source Indicators
<i>Instruction Address Compare x 2</i>
<i>Data Address Compare x 2</i>
<i>Interrupt Taken</i>
<i>Return from Interrupt</i>
<i>Event In x 2</i>
<i>Process ID Update</i>
<i>Performance Monitor Watchpoint x 3</i>





# Power Architecture™ e500-mc Core

128 KB  
Backside  
L2 Cache

32 KB  
D-Cache

32 KB  
I-Cache

1024 KB  
Frontside  
L3 Cache

64-bit  
PDS

## Core Debug

Run Ctrl

Trace

## Data Trace Data Write Message

### Field Name

Source Processor

Data Size

Data Write Address

Data Value (64 bits)

## Platform

### Event Processing Unit

Selection

Combination

Action

Control

- Interrupt
- DMA
- tMMA
- Off Chip
- Trace
- Core(s)
- SoC Evts

Counters

16K

Nexus  
Aurora Link

3GB

18-Lane 5 GHz SerDes

Run Ctrl

Trace

Marking

Events

Counters

Events

Trace

## Data Path Debug

SEC  
4.0

QMan

QMI

Classifier

KeyGen

Policer

Parser

DMA

BMI

Pattern  
Match  
Engine  
2.0

BMan

10GE

1GE

1GE

1GE

1GE

1GE

## Ocean Debug

RapidIO  
Message  
Unit (RMU)

2x DMA

PCIe

PCIe

SRIO


PCIe

SRIO





# Power Architecture™ e500-mc Core




## Core Debug



## DDR Debug



## CoreNet




Data Acquisition Message (printf)


Field Name
Source Processor
Debug Event Tag
Data

## Run Ctrl

## Trace



## Ocean Debug





# Power Architecture™ e500-mc Core

128 KB Backside L2 Cache

32 KB D-Cache

32 KB I-Cache

1024 KB Frontside L3 Cache

1024KB Frontside L3 Cache

64-bit DDR-2 / 3 Memory Controller

64-bit DDR-2 / 3 Memory Controller

## Core Debug

Run Ctrl Trace Counters Events

## DDR Debug

Trace Events

CoreNet

## Debug

Nexus Port Controller

SDC & SFP

Probe 4GB

x2

Run Ctrl Trace Marking Events Counters

## Data Path Debug

Frame Manager x 2

SEC 4.0  
Pattern Match Engine 2.0

QMan  
BMan

QMI Classifier KeyGen  
Policer Parser DMA  
BMI  
10GE 1GE 1GE  
1GE 1GE

PCIe PCIe SRIO  
SRIO PCIe SRIO

## Ownership Trace Message

### Field Name

Source Processor

Task/Process ID (Options)

*OS Process ID*

*Hypervisor Logical Partition ID*

*Guest State*

*Privilege Level*



**Power Architecture™  
e500-mc Core**

128 KB Backside L2 Cache

32 KB D-Cache    32 KB I-Cache

1024 KB Frontside L3 Cache

64-bit DDR-2 / 3 Memory Controller

1024KB Frontside L3 Cache

64-bit DDR-2 / 3 Memory Controller

**Core Debug**

Run Ctrl    **Trace**    Counters    Events

**DDR Debug**

Trace    Events

CoreNet

**Program Trace Sync Message**

Field Name
Source Processor
Address Space Identifier
Program Counter (full address)
Timestamp

Run Ctrl

Trace

Trace

SEC 4.0

Pattern Match Engine 2.0

QMan

BMan

Frame Manager x 2

QMI    Classifier    KeyGen

Policer    Parser    DMA

BMI


10GE    1GE    1GE

1GE    1GE

RapidIO Message Unit (RMU)

2x DMA


PCIe    PCIe    SRIO    PCIe    SRIO







# Power Architecture™ e500-mc Core



## Core Debug




## DDR Debug



## CoreNet

## Platform Debug



3GB


Probe 4GB

18-Lane 5 GHz SerDes


### Program Trace Indirect Branch History Msg

#### Field Name

- Source Processor
- Branch Type
- Instruction Count since last branch
- Change of Flow Target Address
- Direct Branch History




## OceaN Debug





**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Debug IP Details




Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.




# QorIQ™ P4080



QorIQ™ P4080




# P4080 Debug





# e500mc Debug








# e500mc Debug

- **Static Debug Features (“Classic” Debug):**
  - Breakpoints and watchpoints
  - Execute instructions from a halted state (instruction jamming)
  - Software access to debug resources through memory mapped bus architecture
  - Hardware access to memory mapped resources through JTAG (or high-speed serial)
- **Real-Time Debug Features:**
  - Program (instruction) and Data Trace, Ownership trace, Data acquisition.
  - Watchpoint (event) messages and triggering
  - Status messages
  - Trace queue management policy
  - Timestamp capability
  - All features (static/real-time) are programmable by external development tools (memory mapped) or by embedded software
- **Performance Monitor**
  - Each core provides 4x 32-bit performance monitor counters (PMCs)
  - PMC overflows can generate events to SoC event processing module (x-triggering)
  - PMC count values can be captured into shadow registers in response to a trigger. The shadow registers can be accessed non-intrusively



# DDR Debug

**P4080  
Debug**




# DDR Debug

- **Provides visibility to DDR transactions by monitoring DDR memory controllers (2)**
  - Source ID
  - Transaction type, size, and address
  - Other transaction attributes

# DataPath Debug

**P4080 Debug**




# DataPath Debug

- **Provides visibility to queuing operations in architected Queue Manager (QM)**
  - Frame queue ID, queue type (enqueue/dequeue)
  - Channel number
  - Portal number, portal type
  
- **Provides visibility to debug context info within each Frame Manager (FM)**
  - Trace data from each processing stage (BMI, QMI, KeyGen ...)
  - Sophisticated frame comparators for each sub-block
  - Fine granularity frame tracing control
  
- **Generates performance events from all DataPath blocks (FM, QM, BM, PME)**
- **Supports event controlled halting**
- **Generates watchpoint (event) trace**




# Event Processing Unit (EPU)



# EPU Block Diagram

- The Event Processing Unit (EPU) receives event notifications from CPUs, SoC blocks or off-chip and generates appropriate watchpoint cross-triggers.
- Programmable front-end mux pares down the many signals/events to be processed
- Sequencer module within the EPU applies logical functions (and delays) to incoming events to detect certain conditions and provide the appropriate cross-triggers
- EPU can trigger by matching event/transaction types, addresses
  - Sources: CPU cores, SoC blocks, perfmon. counters, external triggers
  - Targets: CPU cores, SoC blocks, Nexus trace output
- Example Usage:
  - Allow breakpoint on one core to halt any combination of other cores
  - Correlated breakpoint groups supported (ex. 0-8 cores per group)

# Nexus Port Controller (NPC)




# Nexus Port Controller (NPC)

- **Provides top level control of trace messages from all clients**
  - Front-end buffers and arbitration logic to capture multi-client trace data
  - Data received by NPC is lossless (barring loss of high-speed link)
- **Provides internal trace buffer (16 KB for QorIQ P4080)**
  - Mechanism to capture data for probeless environment (or production)
  - Selectable client trace captured into buffer (ex. capture trace from CPU #1, 2, 7)
- **Provides interface to high-speed serial link trace transmission off chip**
  - Xilinx Aurora - link layer communications protocol for point-to-point serial
  - Two (2) bidirectional SerDes lanes dedicated for Nexus
  - NPC formats (pre-translates) data into octet pairs - sent to SerDes
- **Provides support for alternative egress mechanisms (DDR, parallel AUX)**
- **Generates Global watchpoint event used to synchronize timestamps**



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Freescal Tools




Freescal, the Freescal logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescal Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescal Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescal Semiconductor, Inc.





**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# CodeWarrior PA10 Trace Tools



Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# PA10 Trace Viewer

- Displays decoded trace
- Trace can be collected internally (Nexus Buffer or DDR) or external via the Gigabit TAP
- Supports all cores, DDR, Ocean, FM and QM Manager
- Captured data is decoded and presented in trace viewer.
- Core (Program) Trace presented in either source, assembly or mixed views

Index	Event So...	Description	Call/Branch		Type	Timesta...
			Source	Target		
1-1	SoC	Device id = 0x1020001d (P4080 rev2)			Info	0
1-2	core_0	Debug status = 0x0. Core running.			Info	12789689
1-3	core_0	Function main, address = 0x10018c.	main		Linear	12789715
1-4	core_0	Call from main to printf. Source address = 0x1001c4. Target address = 0x100390.	main	printf	Function Call	12790126
1-5	core_0	Branch and link instruction occurrence			Info	12790126
1-6	core_0	Branch from printf to printf. Source address = 0x1003b8. Target address = 0x1003dc.	printf	printf	Branch	12790501
1-7	core_0	Call from printf to _vfprintf_r. Source address = 0x100414. Target address = 0x100430.	printf	_vfprintf_r	Function Call	12790501

# PA10 Trace View: Raw Nexus Messages

- For advanced debug cases, developers need to see the 'raw' Nexus messages, no decoding needed.
- CodeWarrior PA 10.1.2 has a view that allows viewing these raw Nexus messages.

The screenshot displays the 'Software Analysis' window with the 'Trace - TraceData1 - P4080-core0' view selected. The main table shows the following data:


Index	Event So...	Description	Call/Branch		Type	Timesta...
			Source	Target		
1-0	SoC	TCODE=1, ID=0x1020001d (1)			Device ID	0
1-1	SoC	Device id = 0x1020001d (P4080 rev2)			Info	0
2-0	core_0	TCODE=0, SRC=0, STATUS=0x0, TSTAMP=2212302 (2)			Debug Status	2212302
2-1	core_0	Debug status = 0x0. Core running.			Info	2212302
3-0	core_0	TCODE=9, SRC=0, MAP=0x0, I-CNT=0, PC=0x100178, TSTAMP=2212329 (3)			Sync	2212329
3-1	core_0	Function main, address = 0x100178.	main		Linear	2212329
4-0	core_0	TCODE=33, SRC=0, EVCODE=0xa, I-CNT=9, CDATA=0x1, TSTAMP=2212702 (4)			Correlation	2212702

The console view at the bottom provides a detailed list of these messages:

Timestamp	Source	Type	Details
0	SoC	Device ID	TCODE=1, ID=0x1020001d (1)
2212302	core_0	Debug Status	TCODE=0, SRC=0, STATUS=0x0, TSTAMP=2212302 (2)
2212329	core_0	Sync	TCODE=9, SRC=0, MAP=0x0, I-CNT=0, PC=0x100178, TSTAMP=2212329 (3)
2212702	core_0	Correlation	TCODE=33, SRC=0, EVCODE=0xa, I-CNT=9, CDATA=0x1, TSTAMP=2212702 (4)
2212897	core_0	Indirect Branch History w/ Sync	TCODE=29, SRC=0, BTYPE=0x0, I-CNT=7, F-ADDR=0x1001a0, HIST=0x1, TSTAMP=2212897 (5)

# Nexus (Raw) Trace View

- Ability to turn on interleaved Nexus Messages in the existing Trace Editor.
- ‘Nexus Messages’ view, opened from Software Analysis view.



# Critical Code View – Bare Metal Only

- Flat Profiler (counts each function execution)
- Allows analysis of the flat profile of your application either at a functional or file level

Address	Function	Coverage %	ASM Decisi...	ASM Co...	Time (CPU ...	Size
0x10018c	<a href="#">main</a>	70 %	0 %	15	5,126,692	80
0x1001e0	<a href="#">memset</a>	38.03 %	11.11 %	84	1,501	284
0x100390	<a href="#">printf</a>	63.16 %	0 %	24	381	152
0x100430	<a href="#">vfprintf_r</a>	10.21 %	3.97 %	366	14,326	8,932
0x102740	<a href="#">swsetup_r</a>	39.81 %	15.38 %	41	1,229	412
0x103df0	<a href="#">fflush_r</a>	19.35 %	9.26 %	36	774	744
0x1041f0	<a href="#">sinit</a>	96.3 %	50 %	104	1,650	432
0x104b40	<a href="#">localeconv_r</a>	75 %	0 %	3	252	16
0x104b80	<a href="#">smakebuf_r</a>	47.66 %	33.33 %	61	1,193	512
0x104d80	<a href="#">malloc_r</a>	22.49 %	9.85 %	130	3,878	2,312
0x105690	<a href="#">memchr</a>	77.14 %	38.89 %	146	2,775	280



# Call Tree View – Bare Metal

- Displays a tree view of your code using a tree view
- Synchronized to source

Function Name	Num Calls	% Total c...	% Total times i...	Inclusive Time (Cy...
f <START>				
f main	1	100.00	100.00	902,204
f printf	1	100.00	100.00	901,795
f _vfprintf_r	1	100.00	100.00	901,414
f __swsetup_r	1	16.67	100.00	10,102
f __smakebuf_r	1	100.00	100.00	8,873
f __sinit	1	16.67	100.00	3,151
f _localeconv_r	1	16.67	100.00	252
f strlen	1	16.67	100.00	483
f _sprintf_r	2	33.33	100.00	873,100
f _sfwrite_r	2	100.00	100.00	871,858

Dark gray nodes indicates the functions that consume the most time

# Performance Data View (Bare Metal Only)

- Hierarchical profiler
- Presents
  - Self time (exclusive time for a function)
  - Hierarchical time - time spent in that function and its children

The screenshot shows the Performance Data View interface. At the top, there's a window titled 'main.c' with a 'Performance' tab. Below the window title is a table with the following columns: Function Name, Num C..., Inclusive, Min In..., Max Incl..., Avg Incl..., Percen..., Exclusive, Min Ex..., Max Excl..., and Avg Excl... The table lists several functions, with 'smakebuf\_r' highlighted. Below the table is a search bar and a call graph area. The call graph shows two pie charts: 'Caller' and 'Callee'. The 'Callee' pie chart has a small slice highlighted in pink, with a tooltip showing 'isatty\_r, 6.38%'. To the right of the pie charts is another table showing call relationships between functions.

Function Name	Num C...	Inclusive	Min In...	Max Incl...	Avg Incl...	Prcen...	Exclusive	Min Ex...	Max Excl...	Avg Excl...
__swsetup_r	1	10,102	10,102	10,102	10,102	1.12	1,229	1,229	1,229	1,229
__fflush_r	1	859,056	859,056	859,056	859,056	95.22	774	774	774	774
__sinit	1	3,151	3,151	3,151	3,151	0.35	1,650	1,650	1,650	1,650
__localeconv_r	1	252	252	252	252	0.03	252	252	252	252
__smakebuf_r	1	8,873	8,873	8,873	8,873	0.98	1,193	1,193	1,193	1,193
__malloc_r	1	6,298	6,298	6,298	6,298	0.7	3,878	3,878	3,878	3,878
__memchr	9	2,775	384	1,916	384	0.31	2,775	384	1,916	384


  

Caller	Callee	Num Calls	Inclusive	Min In...	Max Incl...	Avg Incl...	Prcen...	Prcen...
__swsetup_r	__smakebu...	1	8,873	8,873	8,873	8,873	100	100
__smakebuf_r	__malloc_r	1	6,298	6,298	6,298	6,298	100	82.01
__smakebuf_r	__fstat_r	1	892	892	892	892	100	11.61
__smakebuf_r	__isatty_r	1	490	490	490	490	100	6.38

# LTTng Trace: PA10 LTTng Viewer

- Features**


- **Project View** - Project management
- **Events View** - Table view raw events
- **Time Frame View** - Time-based navigation in the traces
- **Histogram View** - Event distribution analysis
- **Control Flow View** - Processes state analysis
- **Resource View** - System resources state analysis
- **Statistics View** - General traces statistics
- **Integrated Help**
- **GUI Based Configuration** – GUI based trace configuration



- Provides visualization for the Linux® Tracing Toolkit, next generation – LTTng

# PA10 Linux Trace Support: LTTngX

- Freescale’s enhancement to the standard Eclipse Linux LTTng Tools Viewer
- Displays LTTng Trace events together with (synchronized) Nexus events in CodeWarrior’s LTTng views.
- With this feature it is possible to capture both LTTng kernel tracing and Nexus program trace, and then view the data, time synchronized, in the LTTng views.



- SA Nexus traces can be imported into LTTng projects and added to experiments

# LTTngX


Timestamp	Source	Type	Reference	Content
163.167050600	e500mc_core_0	Info	TraceData2 (test2-core0)	Debug status - 0x0. Core running.
163.167050790	Kernel Core	metadata/0/core_marker_id	forktest	alignment:0,size_t:4,int:4,name:page_fault_get_user_entry,pointer:4
163.167052896	e500mc_core_0	Info	TraceData2 (test2-core0)	Branch and link instruction occurrence
163.167055892	e500mc_core_0	Info	TraceData2 (test2-core0)	Branch and link instruction occurrence
163.167058043	Kernel Core	metadata/0/core_marker_forr	forktest	name:page_fault_get_user_entry,format:address #p%lu write_acce
163.167060710	Kernel Core	metadata/0/core_marker_id	forktest	alignment:0,size_t:4,int:4,name:swap_out,pointer:4,event_id:3,long:
163.167063163	Kernel Core	metadata/0/core_marker_forr	forktest	name:swap_out,format:pfn %lu filp %p offset %lu,channel:mm
163.167064721	e500mc_core_0	Branch	TraceData2 (test2-core0)	Branch from ? to printf. Source address = ?. Target address = 0x103
163.167065510	Kernel Core	metadata/0/core_marker_id	forktest	alignment:0,size_t:4,int:4,name:bio_complete,pointer:4,event_id:12
163.167068417	Kernel Core	metadata/0/core_marker_forr	forktest	name:bio_complete,format:sector %llu size %u rw(FAILFAST_DRIVE

- The events and control views displays color-coded Nexus events intermixed with the LTTng events (time ordered)

Process	Brand	PID	TGID	PPID	CPU	Birth sec	Birth nsec	TRACE
		0	0	0	0	0	000000000	forktest
		0	0	0	0	0	000000000	satrace
		0	0	0	1	0	000000000	forktest
		0	0	0	1	0	000000000	satrace
		0	0	0	2	0	000000000	forktest
		0	0	0	2	0	000000000	satrace
		0	0	0	3	0	000000000	forktest



# LTTngX



**Orange:** mixed LTTng and Nexus events

**Red:** Nexus events

**Blue:** LTTng events

- The histogram view displays color-coded events



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# CodeWarrior Performance Analysis



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# PA10 Performance Analysis Tools

## Goals:



- Investigate performance problems related to Core and SoC Components
- Improved Application Analysis capability – beyond standard Trace and Profile.
- Leverages the QorIQ Debug IP (P4080, P3041, P5020, P5021 and P5040)

## First Available in PA 10.0

- Support for P4080, P3041, P5020, P5021 and P5040 devices

## Scenario Tool available

- Stand alone, simplified version that allows user to run common “canned” performance configurations.



## Capabilities

- Captures real-time data from Performance Analysis registers while target code is running
- Captured data are then displayed in both graphical and tabular formats
- Ability to export data for use in a spreadsheet.
- Any and all PerfMon registers are available for data capture
- Data captured via USB TAP, Ethernet TAP or Gigabit TAP
- Graphical Data display

# Performance Monitor Configuration

main\_hw.c Performance Analysis Configuration Editor

Events selector  
Select the events you want to configure for performance analysis.


type filter text

Events	Counter	Id	Description
P4080-EVENTS			
CORES			
CORE0			
01_GENERAL_EVENTS			
<input checked="" type="checkbox"/> INSTRUCTIONS_PER_CYCLE			Instructions per cycle (using same core cycle count, in case the cores belong t
<input checked="" type="checkbox"/> INSTRUCTIONS_PER_CYCLE_ALT			Instructions per cycle (using core0 count)CORE0:INSTR_COMPLETED/CORE0:
<input type="checkbox"/> INSTRUCTION_FETCHED		0x00000004	0
<input type="checkbox"/> INSTRUCTION_FETCHED	UPMC0	0x00000004	0
<input type="checkbox"/> INSTR_COMPLETED		0x00000002	0
<input type="checkbox"/> INSTR_COMPLETED	UPMC1	0x00000002	0
<input type="checkbox"/> MICRO_OPS_COMPLETED		0x00000003	0
<input type="checkbox"/> MICRO_OPS_DECODED		0x00000005	0
<input type="checkbox"/> PM_EVENT_CYCLES		0x00000007	0
<input type="checkbox"/> PM_EVENT_TRANSITIONS		0x00000006	0
<input type="checkbox"/> PROC_CYCLES		0x00000001	0
<input type="checkbox"/> PROC_CYCLES	UPMC3	0x00000001	0
02_INSTRUCTION_TYPES_COMPLETED			

Events Counters Configured State Options Analyze

# Scenarios Tool

- **What**
  - Stand alone version of PA10 performance scenarios.
  - Tool allows for quick selection of performance scenario), application of scenario and results display
- **Approach:**
  - Delivered as standalone component (no CodeWarrior needed)
  - Runs in both Windows and Linux Hosts
  - Can be easily updated in the field with additional scenarios.
- **Schedule**
  - Version 1.1 Available today – download from [http://www.freescale.com/webapp/sps/site/prod\\_summary.jsp?code=PE\\_QORIQ\\_OPTI\\_SUI&fsrch=1&sr=4](http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_QORIQ_OPTI_SUI&fsrch=1&sr=4)






# Performance Analysis Scenarios

The screenshot displays the Performance Analysis tool interface. On the left, the 'Project Explorer' shows a folder structure with 'performanceanalysisdata' containing several 'run\_2011.08.11.15.20.07.6' files and a 'connection' file. The main 'Scenario' list includes various CPU and DDR-related events, with 'DDR - DDR traffic with page miss and collision at' circled in red. The 'Performance Analysis Events' panel shows a list of events including 'CONSTANTS', 'CORE0', 'DDR1', 'DDR2', 'METRICS', and 'PRIMARY'. The 'Raw Event Counts (per sample)' plot shows event values (deltas) on the y-axis (ranging from 129,600 to 954,000) against sample numbers on the x-axis. The plot contains several data series, with 'DDR1:SIMPLE\_0\_READ\_CYCLES.2' (orange dots) showing the highest values, peaking near 954,000. Other series include 'DDR1:SIMPLE\_1\_WRITE\_CYCLES.3' (blue dots), 'DDR1:SIMPLE\_2\_FORCED\_PAGE\_CLOSINGS\_NONF' (red dots), 'DDR1:SIMPLE\_3\_FORCED\_PAGE\_CLOSINGS.5' (yellow dots), and 'DDR1:SIMPLE\_4\_FORCED\_PAGE\_CLOSINGS\_FROM' (green dots).

# Identifying Cache Performance Imbalance



Selected scenario captures overall traffic as well as individual subsystem traffic including traffic from cores, Fman and Qman

Total traffic to CPC1 and CPC2

Unbalance between platform caches

Fman CPC2 Access

CPU Accesses


Qman CPC2 Access

- Imbalance can be seen by analyzing these subsystems:
  - Majority of CPC1 accesses are made by the CPU (top right)
  - Majority of CPC2 access are from Fman and Qman
  - Remainder of the traffic is due to PCI
- Analysis suggests that DDR interleaving is not configured properly.
- Fixing the configuration provides a performance boost.



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Additional Tools



Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# qorIQ-dbg



Freescale, the Freescale logo, AlliVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

# QorIQ-dbg Tools

- **What:**
  - qorIQ-dbg – a Linux kernel module mapping QorIQ DCSR memory-mapped registers into the debugfs pseudo-file system.
  - Also maps the cores' performance monitor registers (PMR based) allowing access to both core and SoC debug facilities.
  - Bridges between user space and kernel space especially for core performance register access
  - Easily accessed from user-space scripts or applications via standard file system operations.
- **Approach**
  - Present tools in a manner that is familiar to Linux developers
  - Ease of access from user scripts or applications via standard file system operations.
- **Schedule**
  - Available now as part of Freescale Linux SDK 1.1




# Accessing Counters Using qorIQ-dbg

```

1  #!/bin/sh
2
3  # define the base directory
4  QORIQ_DBG=/mnt/debugfs/qorIQ-dbg
5
6  # Example to read some core counters.
7
8  # set counter 0 to count clocks (1)
9  echo 0x00010000 > ${QORIQ_DBG}/cpu0/pmlca0
10
11 # set counter 1 to instr complete (2)
12 echo 0x00020000 > ${QORIQ_DBG}/cpu0/pmlca1
13
14 # set counter 2 to number interrupts taken (86)
15 echo 0x00560000 > ${QORIQ_DBG}/cpu0/pmlca2
16
17 # set counter 3 to number L2 Cache accesses (110)
18 echo 0x006E0000 > ${QORIQ_DBG}/cpu0/pmlca3
19
20 # enable all counters
21 echo 0x00000000 > ${QORIQ_DBG}/cpu0/pmgc0
22
23 # read the 4 counters
24 for i in `seq 0 3`;
25 do
26     cnt=`cat ${QORIQ_DBG}/cpu0/pmc${i}`
27     echo Core counter ${i} ${cnt}
28 done
29
30
31 #stop counting
32 for i in `seq 0 3`;
33 do
34     cnt=`echo 0 > ${QORIQ_DBG}/cpu0/pmlca${i}`
35 done
36 # freeze all counters
37 echo 0x80000000 > ${QORIQ_DBG}/cpu0/pmgc0

```



# Simple Trace With qorIQ-dbg

```

1  #!/bin/sh
2
3  # define the base directory
4  QORIQ_DBG=/mnt/debugfs/qorIQ-dbg
5  TRACE_FILE=example-trace.out
6
7  # Example to collect Nexus trace
8
9  # Disable the Aurora link
10 echo 0x40000000 > ${QORIQ_DBG}/nal/nalgrc
11
12 #reset the NPC (Erata: DEBUG M)
13 echo 0x80800001 > ${QORIQ_DBG}/npc/ncr
14
15 #reset the NST state
16 echo 0xffffffff > ${QORIQ_DBG}/npc/nst
17
18 # define EPU action to control NPC suppression
19 echo 0x00000020 > ${QORIQ_DBG}/epu/epacr1
20
21 # setup global suppression trigger
22 echo 0x80000000 > ${QORIQ_DBG}/npc/stcr4
23
24 # enable the NPC (suppressed) with internal trace buffer (wrapped)
25 echo 0x80800002 > ${QORIQ_DBG}/npc/ncr
26
27 # set core 0 to send ownership trace with NPIDR, DAQ
28 echo 0x01002021 > ${QORIQ_DBG}/cpu0/dcl
29

```

# Simple Trace With qorIQ-dbg

```

echo 0x01002021 > ${QORIQ_DBG}/cpu0/dcl

# Start capturing trace
echo 0x00000001 > ${QORIQ_DBG}/epu/epecr1
echo Starting trace

# Send DAQ
echo 0xFEED0001 > ${QORIQ_DBG}/cpu0/ddam

# Send NPIDR
echo 0xF00DFACE > ${QORIQ_DBG}/cpu0/npidr

# collect some ownership events for a second
sleep 1s

# Stop collecting trace
echo 0x00000001 > ${QORIQ_DBG}/epu/epecr1
echo Stopping trace

# retrieve the trace to a file
echo Capturing the trace
cat ${QORIQ_DBG}/npc/trace_buffer > ${TRACE_FILE}

# reset core 0 tracing
echo 0x00000000 > ${QORIQ_DBG}/cpu0/dcl
echo Done


```



**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Use Cases


---



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.



# Performance and Optimization Tools – What Problems do We Address?






# Solving Multicore SoC Programming Issues

Software Problem	CodeWarrior Trace Solution
Code using SoC Hardware capabilities is not producing the expected result. Where is the error?	See what is happening “under the surface” with non-intrusive Nexus trace.
Bugs related to multiple cores accessing shared resources can be difficult to solve.	Multi-core program trace shows you which cores are accessing various resources in chronological order.
What correlation is there between kernel calls, user-space actions and SoC block events?	<ul style="list-style-type: none"> <li>• Combines open-source Linux kernel trace from LTTng with Nexus trace</li> <li>• Exposes possible correlations</li> <li>• Support for single process user-space trace is available</li> </ul>
My multi-core SoC SW crashed. What was happening on the cores and in the SoC blocks immediately before the exception?	<ul style="list-style-type: none"> <li>• Post-mortem configuration supported</li> <li>• See the last events that occurred before the crash</li> </ul>

Index	Event So...	Description	Call/Branch	Type	Timesta...
			Source	Target	
1-0	SoC	TCODE=1, ID=0xd020001d (1)			Device ID 0
1-1	SoC	Device id = 0xd020001d (P4080 rev2)			Info 0
2-0	core_0	TCODE=0, SRC=0, STATUS=0x0, TSTAMP=2212302 (2)			Debug Status 2212302
2-1	core_0	Debug status = 0x0. Core running.			Info 2212302
3-0	core_0	TCODE=9, SRC=0, MAP=0x0, I-CNT=0, PC=0xd00178, TSTAMP=2212329 (3)			Sync 2212329
3-1	core_0	Function main, address = 0xd00178.	main		Linear 2212329
4-0	core_0	TCODE=33, SRC=0, EVCODE=0xa, I-CNT=9, CDATA=0xd1, TSTAMP=2212702 (4)			Correlation 2212702
		Call from main to inc. Source address = 0x10019c			

# Solving Performance Problems

Software Problem	CodeWarrior Performance Analysis Solution
Program is functionally correct and utilizing SoC features, but not providing the hoped for performance	Use on-chip event counters to identify bottlenecks
Unsure of which events should be measured and how they should be used to identify performance issues	CodeWarrior performance analysis tools provide “canned” scenarios that configure events and counters to help identify common user performance issues






**FTF** | FREESCALE TECHNOLOGY FORUM  
POWERING INNOVATION

# Optimizing Array Accesses



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.



# Optimizing Array Accesses - 1

Two similar functions that are manipulating an array in memory

```

unsigned long long sumArrayNonOptimal (int
*array, int w, int h, int n)
{
    unsigned long long ret = 0;
    int i, x, y;
    for (i = 0; i < n; i++)
        for (x = 0; x < w; x++)
            for (y = 0; y < h; y++)
                ret += array[y*w + x];
    return ret;
}

```


```

unsigned long long sumArrayOptimal (int
*array, int w, int h, int n)
{
    unsigned long long ret = 0;
    int i, x, y;
    for (i= 0; i< n; i++)
        for (y = 0; y < h; y++)
            for (x = 0; x < w; x++)
                ret += array[y*w + x];
    return ret;
}

```


Both functions algorithmically accomplish the same result. But when we run them and measure their performance things are not quite the same

# Optimizing Array Accesses – How is the CPU Doing?





# Memory Subsystem Performance Analysis



- **Category: Core**
  - IL1
    1. Instruction fetched
    2. IL1 cache reload
  - DL1
    3. Total translated
    4. DL1 cache reload
  - L2
    5. L2 I-side access
    6. L2 I-side hits
    7. L2 D-side access
    8. L2 D-side hits
  - BIU
    9. BIU master requests
    10. I-side BIU requests
    11. D-side BIU requests
    12. D-side BIU castout requests
  - Stash
    13. Stash requests
- **Category CoreNet**
  14. I/O transactions
- **Category CPC**
  15. CPC read hit
  16. CPC read miss
  17. CPC write hit
  18. CPC write miss
  19. CPC other hit
  20. CPC other miss
  21. CPC castout
- **Category DDR**
  22. DDR page hit access
  23. DDR page miss access

# Optimizing Array Accesses


- PA10 Performance Analysis – Measure Cache reloads

The screenshot shows the CodeWarrior Development Studio interface. The 'Performance Analysis Events' window is open, showing a tree view of performance metrics. The 'Data L1 Cache Miss Ratio' metric is selected and circled in red. The 'Disassembly' window shows the assembly code for the `main` function, with the instruction `mflr r0` highlighted. The 'Variables' window shows the values of `argc`, `argv`, and `arraysize`.

Name	Value	Location
argc	-559038737	0x0000000008e0010`Virtual
argv	0xdeadbeefdeadbeef	0x0000000008e0018`Virtual
arraysize	0	0x0000000008dffdd`Virtual

```
32      int main(int argc, char *argv)
33      {
34          mflr r0
35          std r0,16(rsp)
36          stdu rsp,-128(rsp)
37          mr r0,r3
38          std r4,184(rsp)
39          stw r0,176(rsp)
40          int arraysize = WIDTH*HEI
41      }
```

# Optimizing Array Accesses



# Optimizing Array Accesses – Analysis

- It is obvious from previous analysis that even though both functions compute “answer” correctly, there are differences.
- One routine (nonOptimal)
  - Is not very efficient CPU-wise
  - Shows inefficiencies in the use of the cache
- Why?

# Optimizing Array Accesses – Analysis

- This code accesses memory walking down the rows
- Each of these accesses loads the cache with data, but it only uses the first element in array
- Subsequent accesses cause cache to be reloaded.

1,1	1,2	...	1,n
2,1	2,2	...	2,n
....	...	...	...
n,1	n,2	...	n,n

- This code accesses memory by selecting a row
- Each of these accesses loads the cache with data
- It then walks the array by columns
- The cache is not reloaded until you get to the end of the line.

```

for (i = 0; i < n; i++)
  for (x = 0; x < w; x++)
    for (y = 0; y < h; y++)
      ret += array[y*w + x];
return ret;
}
    
```

*Non-Optimal*

```

for (i= 0; i < n; i++)
  for (y = 0; y < h; y++)
    for (x = 0; x < w; x++)
      ret += array[y*w + x];
return ret;
}
    
```

*Optimal*





## References

- DPAA Primer:

<http://www.freescale.com/webapp/search/Serp.jsp?QueryText=qoriqdpaaawp&assetIdResult=&fsrch=1&sessionChecker=qgZmPRhSbqPVPR2hffsC08PGLCmVhGXLngISWbJP hm9N9tJXfxnS%21880891312%211339105650063&attempt=0&showCustomCollateral=false&RELEVANCE=true&fromTrng=false&showAllCategories=false&fromMobile=false&isResult=false&isFromFlex=false&isTree=false&pageSize=25&fromASP=false&isAdvanceSearch=false&getTree=false&fromPSP=false&lastQueryText=qoriqdpaaawp&iteration=1&assetLocked=false&assetLockedForNavigation=false&fromCust=false&getFilter=false&fromDAP=false&fromWebPages=false&getResult=false&isComparison=false&SelectedAsset=Documentation>



# Q&A

**Facebook.com/Freescale**

Tag yourself in photos  
and upload your own!



**Tweeting?**

Please use hashtag  
**#FTF2012**



**Session materials will be posted @ [www.freescale.com/FTF](http://www.freescale.com/FTF)**

Look for announcements in the FTF Group on LinkedIn or follow Freescale on Twitter

