

i.MX RT SERIES

INDUSTRY'S FIRST CROSSOVER PROCESSOR

ALLEN LV – i.MX PRODUCT MARKETING MGR
LIHANG ZHANG – i.MX ARCHITECTURE

26 OCT 2017



The edge is getting smarter


Essentials for the connected world

- Edge Computing and Data Management
- Reliable Security and Assured Privacy
- Graphics and Display support
- Seamless Connectivity


For the thousands of IoT applications, these next-gen features have not been...

- Addressable by traditional MCUs or the system level complexities of Advanced Application Processors





Microcontrollers
(MCUs)



Applications
Processors



i.MX

APPLICATIONS PROCESSORS

- Arm Cortex-A class and Cortex-M cores
- 600 MHz to 2 GHz performance
- Thousands of applications
- Full open-source OS platforms



APPLICATIONS PROCESSOR

PERFORMANCE + INTEGRATION

CROSSOVER PROCESSORS

EASE OF USE + REAL TIME

MICROCONTROLLER

The Best of Both Worlds

- Arm Cortex-M cores
- Performance up to 300 MHz
- Embedded memory
- Easy to use tools
- RTOS support



MCUXpresso RTOS

KINETIS & LPC MCUs

i.MX RT1050 Key Highlights



High Performance Real-time Processing

- Cortex-M7 up to 600MHz (50% faster than current M7 products)
- 20ns interrupt latency
- Up to 512KB Tightly Coupled Memory



Low BOM Cost

- Competitive Pricing – starting @ \$2.98 10k RSL
- Fully integrated PMIC with DC-DC
- Low cost package, 10x10 BGA, enabling 4 Layer PCB design
- Memory interfaces



High Level of Integration

- High Security enabled by AES-128, HAB and On-the-fly QSPI Flash Decryption
- 2D graphics acceleration engine
- Parallel camera sensor interface
- LCD display controller up to WXGA (1366x768)
- Audio interface with three I2S for multichannel high performance audio



Easy to Use

- MCU customers can leveraging their current toolchain (MCUXpresso, IAR, Keil)
- Rapid and easy prototyping and development with NXP FreeRTOS, SDK, Arm mbed and the global Arm ecosystem
- Single voltage input simplifies power circuit design
- Scalability to Kinetis & i.MX products


i.MX RT1050: Orderable Part Numbers Overview

Description	Production Part #	Qualification Tier	Package	CPU Frequency	10k RSL	Features
i.MXRT1050 Industrial 10x10	MIMXRT1052CVL5A	Industrial	196MAPBGA 10mm X 10mm 0.65pitch	500M	\$3.43	500Mhz, Industrial Grade for general purpose - basic security, with LCD/CSI, PXP , CAN x2, Ethernet, EMMC 4.5/sd 3.0 x2, USB OTG x2, UART x8, SAI x3, Timer x4, PWM x4, I2C x4, SPI x4
i.MXRT1050 Industrial 10x10	MIMXRT1051CVL5A	Industrial	196MAPBGA 10mm X 10mm 0.65pitch	500M	\$3.28	500Mhz, Industrial Grade for general purpose - basic security, no LCD/CSI, PXP , CAN x2, Ethernet, EMMC 4.5/sd 3.0 x2, USB OTG x2, UART x8, SAI x3, Timer x4, PWM x4, I2C x4, SPI x4
i.MXRT1050 Commercial 10x10	MIMXRT1052DVL6A	Commercial	196MAPBGA 10mm X 10mm 0.65pitch	600M	\$3.13	600Mhz, Commercial Grade for general purpose - basic security, with LCD/CSI, PXP , CAN x2, Ethernet, EMMC 4.5/sd 3.0 x2, USB OTG x2, UART x8, SAI x3, Timer x4, PWM x4, I2C x4, SPI x4
i.MXRT1050 Commercial 10x10	MIMXRT1051DVL6A	Commercial	196MAPBGA 10mm X 10mm 0.65pitch	600M	\$2.98	600Mhz, Commercial Grade for general purpose - basic security, no LCD/CSI, PXP , CAN x2, Ethernet, EMMC 4.5/sd 3.0 x2, USB OTG x2, UART x8, SAI x3, Timer x4, PWM x4, I2C x4, SPI x4
MIMXRT1050 Development Platform	MIMXRT1050-EVK			600M	\$79	Micro USB Host connector, Micro USB OTG connector, Ethernet (10/100T) connector, CAN Transceivers, ARDUINO interface, Parallel LCD connector, Camera Connector, 6-Axis Ecompass (3-Axis Mag, 3-Axis Accel) sensor FXOS8700CQ, Audio Codec, 4-pole Audio Headphone Jack, External speaker connection, Microphone, SPDIF Connector
4.3" Display	RK043FN02H-CT			-	\$29	4.3" LCD Display

i.MX RT Enablement Overview

Runtime Software

NXP Solutions:






MCUXpresso Software and Tools

- IDE
- SDK
- Config Tools

For NXP Cortex-M controllers

- Kinetis MCUs
- LPC Microcontrollers
- i.MX Application Processors

RTOS, Middleware Partners:









启动下一代实时操作系统演化





Comprehensive frameworks and solutions for low-power, connected, and secure embedded systems

Software Development Tools

IDE / Toolchains:






Industry leading IDE support and intuitive software configuration tools to accelerate application development

Hardware Development Tools

Evaluation Kits:




Figure 2. Overview of the MIMXRT1050 EVK Board (Front side)

Partner Solutions





Low cost hardware platforms for evaluation and application development. Partner solutions for hardware debugging solutions

Application Specific

- Graphics
- Touch HMI
- Camera interface
- Motor Control
- Voice activation
- Audio
- Sensor Fusion
- Cloud Connectivity

Connectivity Solutions








Software frameworks and development tools for targeted applications and certified connectivity solutions

Support

Broad Market:

- NXP Community
- Solution Designs
- Application Notes
- Schematics

High Touch:

- Professional Support
- Professional Services

Get started quickly and get the support you need, when you need it

i.MX RT Target Applications

Audio Subsystem

High-end, consumer audio devices, including specialty equipment such as

Professional microphone
Guitar pedals



Consumer & Healthcare

Smart appliances
Cameras & LCDs
Mobile patient care, e.g. infusion pump or respirator
Blood pressure monitor
Activity and wellness monitor
Exercise equipment with display




Home & Building Automation

HVAC climate control
Security
Lighting control panels
IoT gateways




Industrial Computing

EBS
PLCs
Factory automation
Test and measurement
HMI control assembly line robotics




Motor Control & Power Conversion

3D printers
Thermal printers
Unmanned autonomous vehicles
Robotic vacuum cleaners




Comparing Leading MCUs for CoreMark per mW (active)



* see manufacturer's website for power consumption ** source: <http://www.eembc.org/coremark/index.php>

† NXP calculation

Comparing Leading MCUs for CoreMark per \$



[†] NXP calculation * see manufacturer's website for pricing ** source: <http://www.eembc.org/coremark/index.php>

Reduced Systems-level Costs for Customers with i.MX RT Series




Lower Bill-of-Materials cost

- Large internal SRAM removes the need for external DRAM
- Low cost package options enable 2-layer or 4-layer PCB designs
- Integrated PMIC with DC-DC
 - Lowest active power consumption among all Cortex-M7 based processors

Lower cost of programming with off-chip memories

- Faster programming speeds with external serial flash due to simplicity of direct programming
 - 2MB external NOR **can be up to 60% faster** to program than MCUs with 2MB embedded flash
- Lower set-up and handling costs with i.MX RT
 - Lower pin count and homogeneity of external flash suppliers simplifies programming house logistics
 - Eliminates set-up & handling costs of complex high-pin count MCUs & vendor variability of MCUs
- Secure external storage enabled by On-the-fly decryption (AES-128)



i.MX RT Development Platform

Easy-to-Use Software & Tools

- MCU customers can leverage their current toolchain
- MCUXpresso Software and Tools, FreeRTOS, Arm Mbed™ OS, Zephyr™ OS and the global Arm ecosystem provide software libraries, online tools for rapid, easy prototyping and development



IAR
SYSTEMS

KEIL™
Tools by ARM

MCUXpresso

RTOS

USB Type-C

- Ready-to-play USB Type-C shield board works with i.MX RT through the Arduino header
- NXP power delivery driver enables system designers to start development without spending time and effort on hardware and firmware integration



i.MX RT Series



196BGA, 10x10

Cortex-M7 up to 600MHz
32KB/32KB I/D Cache
512KB SRAM / TCM
4x Flex PWM, 4x Quad Timer, 4x ENC
2x HS USB, 2x SDIO, 2x CAN, 1x ENET
8x UART, 4x SPI, 4x I2C
Qual-SPI interface
External Memory Controller (SDRAM, NOR, NAND)
3x SAI/ SPDIF RX & TX/ 1x ESAI
2x ADC, 4x ACMP
PxP for 2D acceleration
Parallel Camera Interface
Parallel LCD Interface
TRNG&PRNG
128-AES cryptography
Bus Encryption Engine
Integrated PMIC

Package:
- 196BGA, 10x10, 0.65 pitch



144LQFP, 20x20
100LQFP, 14x14

Cortex-M7 up to **500MHz**
16KB/16KB I/D Cache
256KB SRAM / TCM
2x Flex PWM, **2x** Quad Timer, **2x** ENC
1x HS USB, 2x SDIO, 2x CAN, 1x ENET
8x UART, 4x SPI, 4x I2C
Qual-SPI interface
External Memory Controller (SDRAM, NOR, NAND)
3x SAI/ SPDIF RX & TX/ 1x ESAI
2x ADC, 4x ACMP
-n/a-
-n/a-
-n/a-
TRNG&PRNG
128-AES cryptography
Bus Encryption Engine
Integrated PMIC

Package:
- **144LQFP, 20x20, 0.5 pitch**
- **100LQFP, 14x14, 0.5 pitch**

Changes from RT1050

i.MX RT Crossover Processor

Unprecedented performance and usability never before seen in the embedded market

2 FAMILIES FOR MAX FLEXIBILITY

i.MX RT1050 is available now starting at **\$2.98** USD for 10K quantity

i.MX RT1020 will be available Q2 2018 and priced at **\$2.18** USD for 10K quantity

SIGNIFICANTLY LOWER SYSTEM LEVEL COST

Higher performance than other products on the market at a FRACTION of the cost

Lower bill-of-materials cost and lower cost of programming with off-chip memories

arm TechCon


WED OCT 25 11:30am-12:20pm | Rob Cosaro, NXP Fellow

The Convergence of Applications Processors and Microcontrollers Unfolds with the Advent of High Performance Arm Cortex-M7 Based Devices

[Audio playback demo](#) at NXP Booth (#500)

www.nxp.com/iMXRT

i.MX RT1050 Series Block Diagram



Available on certain product families

Key Features and Benefits

Specifications

- Package: MAPBGA196 | 10x10mm², 0.65mm pitch (130 GPIOs)
- Temp / Qual: -40 to 105°C (Tj) Industrial / 0 to 95°C (Tj) Consumer

High Performance Real Time system

- Cortex-M7 up to 600MHz , 50% faster than any other existing M7 products
- 20ns interrupt latency, a TRUE Real time processor
- 512KB SRAM, configurable to 512KB TCM

Rich Peripheral

- Motor Control: Flex PWM X 4, Quad Timer X 4, ENC X 4
- 2x USB, 2x SDIO, 2x CAN, 1x ENET with 1588, 8xUART, 4x SPI, 4x I2C
- 8/16-bit CSI interface and 8/16/24-bit LCD interface
- Qual-SPI interface, with Bus Encryption Engine
- Audio interface: 3x SAI/ SPDIF RX & TX/ 1x ESAI

Security

- TRNG&PRNG(NIST SP 800-90 Certified)
- 128-AES cryptography
- Bus Encryption Engine: Protect QSPI Flash Content

Ease of Use

- MCUXpresso with SDK
- FreeRTOS
- Comprehensive ecosystem


Low BOM Cost

- Competitive Price
- Fully integrated PMIC with DC-DC
- Low cost package, 10x10 BGA with 0.65mm Pitch
- SDRAM interface

CPU Platform




Cortex-M7 CPU Platform



- 32 KB L1 Instruction Cache
- 32 KB L1 Data Cache
- 512KB TCM and OCRAM shared SRAM
- Floating Point Unit (FPU) with support of the VFPv5 architecture
- Integrated Nested Vector Interrupt Controller (NVIC)
- Separate AMBA AXI/AHB bus connection architecture – high efficiency & low latency
- Cortex M7 debug architecture that complies with the CoreSight debug/trace architecture

Cortex-M7

Highest Performance Microcontroller



<http://www.arm.com/-/media/arm-com/products/processors/Cortex-M-series-performance-graph.jpg?la=en>

Low Power Features for CPU Platform on i.MX RT1050

Dynamic Voltage Frequency Switch (DVFS) Support

- 600MHz in **Overdrive** mode (High speed at high voltage)
- 528MHz in **Nominal** mode (Full speed at nominal voltage)
- 24MHz in **Underdrive** mode (Low speed at low voltage)

State Retention Power Gate (SRPG) Support

- CPU can save its state into internal RAM with SW
- When exiting from low power mode, CPU can restore the state by SW, and continue executing the program

Power Gating Support

- Power gating for CPU core
- Power gating for TCM Memories
- Support TCM memory power on while CPU power gated to allow fast wakeup while still maintain lower power

Memory

Internal Memory

- L1 Cache 32KB + 32KB
 - L1 I-Cache memory in M7 Core
 - L1 D-Cache memory in M7 Core
- TCM and OCRAM
 - Total 512KB tightly coupled SRAM which can be flexibly allocated to ITCM, DTCM or OCRAM on 32KB granularity
 - High Speed: working at ARM **core frequency**
 - Low latency: tightly coupled, **zero access latency**
- ROM 96KB
 - Used to store the boot ROM, including code for boot device support, HAB, etc



External Mass Storage

- QSPI NOR/NAND FLASH
 - Supports industry Standard Single, Dual and **Quad** mode serial flashes, **Octal/Hyper RAM/Flash**;
 - Supports Double Data Rate (DDR) serial flash for high performance;
 - Maximum serial clock frequency 132MHz SDR Mode, 66MHz DDR Mode; SDR and **DDR 166MHz** with DQS input
 - **Dual channel** architecture enables simultaneous access to two external flashes;
- SD/eMMC x2
 - Conforms to the SD Host Controller Standard Specification version **3.0**;
 - Compatible with the MMC System Specification version **4.5**;
 - Card bus clock frequency up to **192** MHz;
- RawNAND
 - 8/16-bit SLC NAND FLASH, ECC handled in SW;
 - ONFI 2.x complain
 - Support ONFI NAND for Micron and Hynix and Toggle NAND for Toshiba and Samsung;
 - Async mode
- Parallel NOR FLASH/SRAM
 - Support 8/16-bit parallel NOR FLASH/SRAM;
 - Async mode;




SDRAM Interface

- Key Features
 - **8/16**-bit SDRAM
 - Support single x16 DRAM chip or dual x8 DRAM chip
 - Clock up to **166**MHz (166MT/s), 332MB/s theoretical bandwidth
 - Support up to 4 CS
 - Total Address space: 1.5GB, configurable per CS
- Performance
 - Support Real-Time priority via **QoS**
 - Access Latency hiding
 - Bank interleaving
 - Consecutive read/write access optimizations
 - Enabling access priority to open memory pages
 - **Deep queues** for read and write requests
- Low Power
 - Support of Dynamic Frequency Scaling
 - Self Refresh and Power Down support



Multimedia

Camera & Display Subsystem



CMOS Sensor Interface (CSI)

- Provides direct connectivity to relevant image sensors and connectivity bridges: camera, cmos sensor, HDMI receiver, TV decoder ...
- Data bus
 - Up to 24-bit
 - Also support 8-bit, 10-bit and 16-bit
- Variety of data formats YUV 4:2:2/4:4:4
 - RGB 16/24 bpp
 - CCIR656
 - Other: as generic data, including compressed streams
- Frame resolution
 - Essentially unlimited (up to 65535 x 65535 pixels)
- Input rate
 - 75 MPixel/s peak
- Additional features
 - Configurable master clock frequency output to sensor
 - Statistic data generation for Auto Exposure (AE) and Auto White Balance (AWB) control
 - Supports simple de-interlacing of interlaced input




LCD Interface (LCDIF)

- Operation Mode
 - DOTCLK Mode (sync mode for dumb display)
 - MPU Mode (async mode for smart display)
- Display Data Bus
 - Up to 24-bit
 - Also support 8-bit / 16-bit / 18-bit
- Display Resolution
 - Support up to **WXGA@60fps** with rich UI & application
 - Typical pixel rate: 27~74.25 MP/sec

Name	Resolution			Total [MP]
	Width	x	Height	
VGA	640	x	480	0.31
PAL	720	x	480	0.35
WVGA	800	x	480	0.38
NTSC	720	x	576	0.41
SVGA	800	x	600	0.48
WSVGA	1024	x	600	0.61
XGA	1024	x	768	0.79
HD720	1280	x	720	0.92
WXGA	1366	x	768	1.05

Pixel Pipeline (PXP)

- High-efficiency graphics 2D and image processing engine:
 - BitBlit
 - Flexible image **composition** options (alpha, color key, Porter-Duff blending)
 - Color space conversion from YUV to RGB for PS;
 - Single-pass processing for **Resize, CSC, Overlay** and **Rotation** (90°, 180°, 270°);
 - Support data pipeline mode with LCDIF to for DRAM **bandwidth saving**;



Security

Security

Cipher Engine (DCP)

- Encryption/Decryption - **AES-128**
- Hash algorithm – **SHA1/SHA256**
- **CRC**
- **Secured AES key** management

Bus Encryption Engine (BEE)

- **On-the-fly** FlexSPI (QSPI/Octal Flash) decryption
- Support **AES-128 ECB** and **CTR** modes
- 2 independent memory regions cipher policy management

Central Security management Unit (CSU)

- Access permission assignment for system Masters (such as eDMA, DCP, ENET, USB, etc.)
- Security level assignment for system Peripherals (such as register space of each module, OCRAM, TCM)

TRNG

- Pseudo Random Number Generator

- True Random Number Generator

On Chip OTP Controller (OCOTP)

- On chip fuse block operation control
- Fuse permission control, including read-protect, write-protect and program-protect


Image Protection – Encrypted XiP

Image generation

- Entire or partial SW image is encrypted with customized private secret key (PVK)
- The secret key is then burned to on chip eFuse block (OCOTP) and limited to be **BEE access only**
- Each chip could use a **unique** secret key to encrypt the SW image, so each image can only boot on the chip with the right secret key, “image clone” can be prevented

Image decryption

- During boot, ROM code initializes BEE based on boot image layout
- And then system master like CPU and eDMA can then get access to the plain text on-the-fly




Power Management



Power architecture

- Full PMIC integration
 - Single 3.3v Power supply
 - Integrated high efficiency DC-DC for core power supply
 - Integrated LDO to reduce external power supply rails
- Smart Power management
 - SoC DVFS for dynamic power saving
 - Integrated Power Switch for effective power saving in low power mode
 - Simplified power on/off sequence
- Detailed Power Consumption can be found in RT1050 Data Sheet
 - <https://www.nxp.com/docs/en/data-sheet/IMXRT1050CEC.pdf>



Helpful Links



i.MX RT – Helpful links

- i.MX RT web page: www.nxp.com/imxrt
 - Introduction and Fact Sheet
 - Datasheet and Reference Manual
 - White paper Crossover processing
 - i.MX RT blog
 - Videos

- i.MX RT + TouchGFX webinar: Unbeatable UI Performance on New NXP Crossover Processor
 - i.MX RT webpage under Training and Support
 - <https://register.gotowebinar.com/rt/1949795142102802433?source=NXP>



SECURE CONNECTIONS
FOR A SMARTER WORLD