

DSP56367 24-Bit Digital Signal Processor

User Manual

Document Number: DSP56367UM
Rev. 2.1
08/2006

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

Contents

Preface

Document Summary	xxv
Revision History	xxvii
Manual Conventions	xxvii

1 DSP56367 Overview

1.1	Introduction	1-1
1.2	DSP56300 Core Description	1-2
1.3	DSP56367 Audio Processor Architecture	1-4
1.4	DSP56300 Core Functional Blocks	1-4
1.4.1	Data ALU	1-5
1.4.1.1	Data ALU Registers	1-5
1.4.1.2	Multiplier-Accumulator (MAC)	1-5
1.4.2	Address Generation Unit (AGU)	1-5
1.4.3	Program Control Unit (PCU)	1-6
1.4.4	Internal Buses	1-7
1.4.5	Direct Memory Access (DMA)	1-7
1.4.6	PLL-based Clock Oscillator	1-7
1.4.7	JTAG TAP and OnCE Module	1-8
1.4.8	On-Chip Memory	1-8
1.4.9	Off-Chip Memory Expansion	1-9
1.5	Peripheral Overview	1-9
1.5.1	Host Interface (HDI08)	1-9
1.5.2	General Purpose Input/Output (GPIO)	1-10
1.5.3	Triple Timer (TEC)	1-10
1.5.4	Enhanced Serial Audio Interface (ESAI)	1-10
1.5.5	Enhanced Serial Audio Interface 1 (ESAI_1)	1-11
1.5.6	Serial Host Interface (SHI)	1-11
1.5.7	Digital Audio Transmitter (DAX)	1-11

2 Signal/Connection Descriptions

2.1	Signal Groupings	2-1
2.1.1	Power Requirements	2-2
2.2	Power	2-4
2.3	Ground	2-4
2.4	Clock and PLL	2-5
2.5	External Memory Expansion Port (Port A)	2-5
2.5.1	External Address Bus	2-6
2.5.2	External Data Bus	2-6
2.5.3	External Bus Control	2-6
2.6	Interrupt and Mode Control	2-8
2.7	Parallel Host Interface (HDI08)	2-10
2.8	Serial Host Interface	2-14

2.9	Enhanced Serial Audio Interface	2-16
2.10	Enhanced Serial Audio Interface_1	2-20
2.11	SPDIF Transmitter Digital Audio Interface	2-22
2.12	Timer	2-23
2.13	JTAG/OnCE Interface	2-23

3 Specifications

3.1	Introduction	3-1
3.2	Maximum Ratings	3-1
3.3	Thermal Characteristics	3-2
3.4	DC Electrical Characteristics	3-3
3.5	AC Electrical Characteristics	3-4
3.6	Internal Clocks	3-5
3.7	External Clock Operation	3-6
3.8	Phase Lock Loop (PLL) Characteristics	3-7
3.9	Reset, Stop, Mode Select, and Interrupt Timing	3-7
3.10	External Memory Expansion Port (Port A)	3-13
3.10.1	SRAM Timing	3-13
3.10.2	DRAM Timing	3-17
3.10.3	Arbitration Timings	3-31
3.11	Parallel Host Interface (HDI08) Timing	3-33
3.12	Serial Host Interface SPI Protocol Timing	3-40
3.13	Serial Host Interface (SHI) I ² C Protocol Timing	3-47
3.13.1	Programming the Serial Clock	3-48
3.14	Enhanced Serial Audio Interface Timing	3-50
3.15	Digital Audio Transmitter Timing	3-55
3.16	Timer Timing	3-56
3.17	GPIO Timing	3-56
3.18	JTAG Timing	3-57

4 Design Considerations

4.1	Thermal Design Considerations	4-1
4.2	Electrical Design Considerations	4-2
4.3	Power Consumption Considerations	4-3
4.4	PLL Performance Issues	4-4
4.4.1	Input (EXTAL) Jitter Requirements	4-4

5 Memory Configuration

5.1	Data and Program Memory Maps	5-1
5.1.1	Reserved Memory Spaces	5-11
5.1.2	Program ROM Area Reserved for Freescale Use	5-11
5.1.3	Bootstrap ROM	5-11
5.1.4	Dynamic Memory Configuration Switching	5-11
5.1.5	External Memory Support	5-12

5.2	Internal I/O Memory Map	5-12
6	Core Configuration	
6.1	Introduction	6-1
6.2	Operating Mode Register (OMR)	6-1
6.2.1	Asynchronous Bus Arbitration Enable (ABE) - Bit 13	6-2
6.2.2	Address Attribute Priority Disable (APD) - Bit 14	6-2
6.2.3	Address Tracing Enable (ATE) - Bit 15	6-2
6.2.4	Patch Enable (PEN) - Bit 23	6-2
6.3	Operating Modes	6-4
6.4	Interrupt Priority Registers	6-6
6.5	DMA Request Sources	6-11
6.6	PLL Initialization	6-12
6.6.1	PLL Multiplication Factor (MF0-MF11)	6-12
6.6.2	PLL Pre-Divider Factor (PD0-PD3)	6-12
6.6.3	Crystal Range Bit (XTLR)	6-13
6.6.4	XTAL Disable Bit (XTLD)	6-13
6.7	Device Identification (ID) Register	6-13
6.8	JTAG Identification (ID) Register	6-13
6.9	JTAG Boundary Scan Register (BSR)	6-13
7	General Purpose Input / Output	
7.1	Introduction	7-1
7.2	Programming Model	7-1
7.2.1	Port B Signals and Registers	7-1
7.2.2	Port C Signals and Registers	7-1
7.2.3	Port D Signals and Registers	7-1
7.2.4	Port E Signals and Registers	7-2
7.2.5	Timer/Event Counter Signals	7-2
8	Host Interface (HDI08)	
8.1	Introduction	8-1
8.2	HDI08 Features	8-1
8.2.1	Interface - DSP side	8-1
8.2.2	Interface - Host Side	8-2
8.3	HDI08 Host Port Signals	8-3
8.4	HDI08 Block Diagram	8-4
8.5	HDI08 – DSP-Side Programmer’s Model	8-5
8.5.1	Host Receive Data Register (HORX)	8-6
8.5.2	Host Transmit Data Register (HOTX)	8-6
8.5.3	Host Control Register (HCR)	8-7
8.5.3.1	HCR Host Receive Interrupt Enable (HRIE) Bit 0	8-7
8.5.3.2	HCR Host Transmit Interrupt Enable (HTIE) Bit 1	8-7
8.5.3.3	HCR Host Command Interrupt Enable (HCIE) Bit 2	8-7

8.5.3.4	HCR Host Flags 2,3 (HF2,HF3) Bits 3-4	8-8
8.5.3.5	HCR Host DMA Mode Control Bits (HDM0, HDM1, HDM2) Bits 5-7	8-8
8.5.3.6	HCR Reserved Bits 8-15	8-10
8.5.4	Host Status Register (HSR)	8-10
8.5.4.1	HSR Host Receive Data Full (HRDF) Bit 0	8-10
8.5.4.2	HSR Host Transmit Data Empty (HTDE) Bit 1	8-10
8.5.4.3	HSR Host Command Pending (HCP) Bit 2	8-10
8.5.4.4	HSR Host Flags 0,1 (HF0,HF1) Bits 3-4	8-11
8.5.4.5	HSR Reserved Bits 5-6, 8-15	8-11
8.5.4.6	HSR DMA Status (DMA) Bit 7	8-11
8.5.5	Host Base Address Register (HBAR)	8-11
8.5.5.1	HBAR Base Address (BA[10:3]) Bits 0-7	8-11
8.5.5.2	HBAR Reserved Bits 8-15	8-11
8.5.6	Host Port Control Register (HPCR)	8-12
8.5.6.1	HPCR Host GPIO Port Enable (HGEN) Bit 0	8-12
8.5.6.2	HPCR Host Address Line 8 Enable (HA8EN) Bit 1	8-12
8.5.6.3	HPCR Host Address Line 9 Enable (HA9EN) Bit 2	8-13
8.5.6.4	HPCR Host Chip Select Enable (HCSEN) Bit 3	8-13
8.5.6.5	HPCR Host Request Enable (HREN) Bit 4	8-13
8.5.6.6	HPCR Host Acknowledge Enable (HAEN) Bit 5	8-13
8.5.6.7	HPCR Host Enable (HEN) Bit 6	8-13
8.5.6.8	HPCR Reserved Bit 7	8-13
8.5.6.9	HPCR Host Request Open Drain (HROD) Bit 8	8-13
8.5.6.10	HPCR Host Data Strobe Polarity (HDSP) Bit 9	8-14
8.5.6.11	HPCR Host Address Strobe Polarity (HASP) Bit 10	8-14
8.5.6.12	HPCR Host Multiplexed bus (HMUX) Bit 11	8-14
8.5.6.13	HPCR Host Dual Data Strobe (HDDS) Bit 12	8-14
8.5.6.14	HPCR Host Chip Select Polarity (HCSP) Bit 13	8-15
8.5.6.15	HPCR Host Request Polarity (HRP) Bit 14	8-15
8.5.6.16	HPCR Host Acknowledge Polarity (HAP) Bit 15	8-15
8.5.7	Data direction register (HDDR)	8-15
8.5.8	Host Data Register (HDR)	8-16
8.5.9	DSP-Side Registers After Reset	8-16
8.5.10	Host Interface DSP Core Interrupts	8-17
8.6	HDI08 – External Host Programmer’s Model	8-18
8.6.1	Interface Control Register (ICR)	8-19
8.6.1.1	ICR Receive Request Enable (RREQ) Bit 0	8-20
8.6.1.2	ICR Transmit Request Enable (TREQ) Bit 1	8-20
8.6.1.3	ICR Double Host Request (HDRQ) Bit 2	8-21
8.6.1.4	ICR Host Flag 0 (HF0) Bit 3	8-21
8.6.1.5	ICR Host Flag 1 (HF1) Bit 4	8-21
8.6.1.6	ICR Host Little Endian (HLEND) Bit 5	8-22
8.6.1.7	ICR Host Mode Control (HM1 and HM0 bits) Bits 5-6	8-22
8.6.1.8	ICR Initialize Bit (INIT) Bit 7	8-23
8.6.2	Command Vector Register (CVR)	8-23

8.6.2.1	CVR Host Vector (HV[6:0]) Bits 0–6	8-23
8.6.2.2	CVR Host Command Bit (HC) Bit 7	8-24
8.6.3	Interface Status Register (ISR)	8-24
8.6.3.1	ISR Receive Data Register Full (RXDF) Bit 0	8-24
8.6.3.2	ISR Transmit Data Register Empty (TXDE) Bit 1	8-24
8.6.3.3	ISR Transmitter Ready (TRDY) Bit 2	8-25
8.6.3.4	ISR Host Flag 2 (HF2) Bit 3	8-25
8.6.3.5	ISR Host Flag 3 (HF3) Bit 4	8-25
8.6.3.6	ISR Reserved Bits 5-6	8-25
8.6.3.7	ISR Host Request (HREQ) Bit 7	8-25
8.6.4	Interrupt Vector Register (IVR)	8-26
8.6.5	Receive Byte Registers (RXH:RXM:RXL)	8-26
8.6.6	Transmit Byte Registers (TXH:TXM:TXL)	8-26
8.6.7	Host Side Registers After Reset	8-27
8.6.8	General Purpose INPUT/OUTPUT (GPIO)	8-27
8.7	Servicing The Host Interface	8-28
8.7.1	HDI08 Host Processor Data Transfer	8-28
8.7.2	Polling	8-28
8.7.3	Servicing Interrupts	8-29

9 Serial Host Interface

9.1	Introduction	9-1
9.2	Serial Host Interface Internal Architecture	9-2
9.3	Characteristics Of The SPI Bus	9-2
9.4	SHI Clock Generator	9-3
9.5	Serial Host Interface Programming Model	9-3
9.5.1	SHI Input/Output Shift Register (IOSR)—Host Side	9-6
9.5.2	SHI Host Transmit Data Register (HTX)—DSP Side	9-7
9.5.3	SHI Host Receive Data FIFO (HRX)—DSP Side	9-7
9.5.4	SHI Slave Address Register (HSAR)—DSP Side	9-7
9.5.4.1	HSAR Reserved Bits—Bits 19, 17–0	9-8
9.5.4.2	HSAR I ² C Slave Address (HA[6:3], HA1)—Bits 23–20,18	9-8
9.5.5	SHI Clock Control Register (HCKR)—DSP Side	9-8
9.5.5.1	Clock Phase and Polarity (CPHA and CPOL)—Bits 1–0	9-8
9.5.5.2	HCKR Prescaler Rate Select (HRS)—Bit 2	9-10
9.5.5.3	HCKR Divider Modulus Select (HDM[7:0])—Bits 10–3	9-10
9.5.5.4	HCKR Reserved Bits—Bits 23–14, 11	9-10
9.5.5.5	HCKR Filter Mode (HFM[1:0]) — Bits 13–12	9-10
9.5.6	SHI Control/Status Register (HCSR)—DSP Side	9-11
9.5.6.1	HCSR Host Enable (HEN)—Bit 0	9-11
9.5.6.1.1	SHI Individual Reset	9-12
9.5.6.2	HCSR I ² C/SPI Selection (HI2C)—Bit 1	9-12
9.5.6.3	HCSR Serial Host Interface Mode (HM[1:0])—Bits 3–2	9-12
9.5.6.4	HCSR I ² C Clock Freeze (HCKFR)—Bit 4	9-12
9.5.6.5	HCSR FIFO-Enable Control (HFIFO)—Bit 5	9-13

9.5.6.6	HCSR Master Mode (HMST)—Bit 6	9-13
9.5.6.7	HCSR Host-Request Enable (HRQE[1:0])—Bits 8–7	9-13
9.5.6.8	HCSR Idle (HIDLE)—Bit 9	9-14
9.5.6.9	HCSR Bus-Error Interrupt Enable (HBIE)—Bit 10	9-14
9.5.6.10	HCSR Transmit-Interrupt Enable (HTIE)—Bit 11	9-14
9.5.6.11	HCSR Receive Interrupt Enable (HRIE[1:0])—Bits 13–12	9-15
9.5.6.12	HCSR Host Transmit Underrun Error (HTUE)—Bit 14	9-15
9.5.6.13	HCSR Host Transmit Data Empty (HTDE)—Bit 15	9-16
9.5.6.14	HCSR Reserved Bits—Bits 23, 18 and 16	9-16
9.5.6.15	Host Receive FIFO Not Empty (HRNE)—Bit 17	9-16
9.5.6.16	Host Receive FIFO Full (HRFF)—Bit 19	9-16
9.5.6.17	Host Receive Overrun Error (HROE)—Bit 20	9-16
9.5.6.18	Host Bus Error (HBER)—Bit 21	9-17
9.5.6.19	HCSR Host Busy (HBUSY)—Bit 22	9-17
9.6	Characteristics Of The I ² C Bus	9-17
9.6.1	Overview	9-17
9.6.2	I ² C Data Transfer Formats	9-19
9.7	SHI Programming Considerations	9-20
9.7.1	SPI Slave Mode	9-20
9.7.2	SPI Master Mode	9-21
9.7.3	I ² C Slave Mode	9-22
9.7.3.1	Receive Data in I ² C Slave Mode	9-22
9.7.3.2	Transmit Data In I ² C Slave Mode	9-23
9.7.4	I ² C Master Mode	9-23
9.7.4.1	Receive Data in I ² C Master Mode	9-24
9.7.4.2	Transmit Data In I ² C Master Mode	9-25
9.7.5	SHI Operation During DSP Stop	9-25

10 Enhanced Serial Audio Interface (ESAI)

10.1	Introduction	10-1
10.2	ESAI Data and Control Pins	10-3
10.2.1	Serial Transmit 0 Data Pin (SDO0)	10-3
10.2.2	Serial Transmit 1 Data Pin (SDO1)	10-3
10.2.3	Serial Transmit 2/Receive 3 Data Pin (SDO2/SDI3)	10-3
10.2.4	Serial Transmit 3/Receive 2 Data Pin (SDO3/SDI2)	10-4
10.2.5	Serial Transmit 4/Receive 1 Data Pin (SDO4/SDI1)	10-4
10.2.6	Serial Transmit 5/Receive 0 Data Pin (SDO5/SDI0)	10-4
10.2.7	Receiver Serial Clock (SCKR)	10-4
10.2.8	Transmitter Serial Clock (SCKT)	10-5
10.2.9	Frame Sync for Receiver (FSR)	10-6
10.2.10	Frame Sync for Transmitter (FST)	10-7
10.2.11	High Frequency Clock for Transmitter (HCKT)	10-7
10.2.12	High Frequency Clock for Receiver (HCKR)	10-7
10.3	ESAI Programming Model	10-7
10.3.1	ESAI Transmitter Clock Control Register (TCCR)	10-8

10.3.1.1	TCCR Transmit Prescale Modulus Select (TPM7–TPM0) - Bits 0–7	10-8
10.3.1.2	TCCR Transmit Prescaler Range (TPSR) - Bit 8	10-9
10.3.1.3	TCCR Tx Frame Rate Divider Control (TDC4–TDC0) - Bits 9–13	10-10
10.3.1.4	TCCR Tx High Frequency Clock Divider (TFP3-TFP0) - Bits 14–17	10-11
10.3.1.5	TCCR Transmit Clock Polarity (TCKP) - Bit 18	10-11
10.3.1.6	TCCR Transmit Frame Sync Polarity (TFSP) - Bit 19	10-11
10.3.1.7	TCCR Transmit High Frequency Clock Polarity (THCKP) - Bit 20	10-11
10.3.1.8	TCCR Transmit Clock Source Direction (TCKD) - Bit 21	10-12
10.3.1.9	TCCR Transmit Frame Sync Signal Direction (TFSD) - Bit 22	10-12
10.3.1.10	TCCR Transmit High Frequency Clock Direction (THCKD) - Bit 23	10-12
10.3.2	ESAI Transmit Control Register (TCR)	10-12
10.3.2.1	TCR ESAI Transmit 0 Enable (TE0) - Bit 0	10-12
10.3.2.2	TCR ESAI Transmit 1 Enable (TE1) - Bit 1	10-13
10.3.2.3	TCR ESAI Transmit 2 Enable (TE2) - Bit 2	10-13
10.3.2.4	TCR ESAI Transmit 3 Enable (TE3) - Bit 3	10-13
10.3.2.5	TCR ESAI Transmit 4 Enable (TE4) - Bit 4	10-14
10.3.2.6	TCR ESAI Transmit 5 Enable (TE5) - Bit 5	10-14
10.3.2.7	TCR Transmit Shift Direction (TSHFD) - Bit 6	10-15
10.3.2.8	TCR Transmit Word Alignment Control (TWA) - Bit 7	10-15
10.3.2.9	TCR Transmit Network Mode Control (TMOD1-TMOD0) - Bits 8-9	10-15
10.3.2.10	TCR Tx Slot and Word Length Select (TSWS4-TSWS0) - Bits 10-14	10-17
10.3.2.11	TCR Transmit Frame Sync Length (TFSL) - Bit 15	10-19
10.3.2.12	TCR Transmit Frame Sync Relative Timing (TFSR) - Bit 16	10-21
10.3.2.13	TCR Transmit Zero Padding Control (PADC) - Bit 17	10-21
10.3.2.14	TCR Reserved Bit - Bits 18	10-21
10.3.2.15	TCR Transmit Section Personal Reset (TPR) - Bit 19	10-21
10.3.2.16	TCR Transmit Exception Interrupt Enable (TEIE) - Bit 20	10-21
10.3.2.17	TCR Transmit Even Slot Data Interrupt Enable (TEDIE) - Bit 21	10-22
10.3.2.18	TCR Transmit Interrupt Enable (TIE) - Bit 22	10-22
10.3.2.19	TCR Transmit Last Slot Interrupt Enable (TLIE) - Bit 23	10-22
10.3.3	ESAI Receive Clock Control Register (RCCR)	10-22
10.3.3.1	RCCR Receiver Prescale Modulus Select (RPM7–RPM0) - Bits 7–0	10-23
10.3.3.2	RCCR Receiver Prescaler Range (RPSR) - Bit 8	10-23
10.3.3.3	RCCR Rx Frame Rate Divider Control (RDC4–RDC0) - Bits 9–13	10-23
10.3.3.4	RCCR Rx High Frequency Clock Divider (RFP3-RFP0) - Bits 14-17	10-23
10.3.3.5	RCCR Receiver Clock Polarity (RCKP) - Bit 18	10-24
10.3.3.6	RCCR Receiver Frame Sync Polarity (RFSP) - Bit 19	10-24
10.3.3.7	RCCR Receiver High Frequency Clock Polarity (RHCKP) - Bit 20	10-24
10.3.3.8	RCCR Receiver Clock Source Direction (RCKD) - Bit 21	10-24
10.3.3.9	RCCR Receiver Frame Sync Signal Direction (RFSD) - Bit 22	10-25
10.3.3.10	RCCR Receiver High Frequency Clock Direction (RHCKD) - Bit 23	10-26
10.3.4	ESAI Receive Control Register (RCR)	10-26
10.3.4.1	RCR ESAI Receiver 0 Enable (RE0) - Bit 0	10-27
10.3.4.2	RCR ESAI Receiver 1 Enable (RE1) - Bit 1	10-27
10.3.4.3	RCR ESAI Receiver 2 Enable (RE2) - Bit 2	10-27

10.3.4.4	RCR ESAI Receiver 3 Enable (RE3) - Bit 3	10-27
10.3.4.5	RCR Reserved Bits - Bits 4-5, 17-18	10-27
10.3.4.6	RCR Receiver Shift Direction (RSHFD) - Bit 6	10-27
10.3.4.7	RCR Receiver Word Alignment Control (RWA) - Bit 7	10-28
10.3.4.8	RCR Receiver Network Mode Control (RMOD1-RMOD0) - Bits 8-9	10-28
10.3.4.9	RCR Receiver Slot and Word Select (RSWS4-RSWS0) - Bits 10-14	10-28
10.3.4.10	RCR Receiver Frame Sync Length (RFSL) - Bit 15	10-30
10.3.4.11	RCR Receiver Frame Sync Relative Timing (RFSR) - Bit 16	10-30
10.3.4.12	RCR Receiver Section Personal Reset (RPR) - Bit 19	10-30
10.3.4.13	RCR Receive Exception Interrupt Enable (REIE) - Bit 20	10-30
10.3.4.14	RCR Receive Even Slot Data Interrupt Enable (REDIE) - Bit 21	10-30
10.3.4.15	RCR Receive Interrupt Enable (RIE) - Bit 22	10-30
10.3.4.16	RCR Receive Last Slot Interrupt Enable (RLIE) - Bit 23	10-31
10.3.5	ESAI Common Control Register (SAICR)	10-31
10.3.5.1	SAICR Serial Output Flag 0 (OF0) - Bit 0	10-31
10.3.5.2	SAICR Serial Output Flag 1 (OF1) - Bit 1	10-31
10.3.5.3	SAICR Serial Output Flag 2 (OF2) - Bit 2	10-32
10.3.5.4	SAICR Reserved Bits - Bits 3-5, 9-23	10-32
10.3.5.5	SAICR Synchronous Mode Selection (SYN) - Bit 6	10-32
10.3.5.6	SAICR Transmit External Buffer Enable (TEBE) - Bit 7	10-32
10.3.5.7	SAICR Alignment Control (ALC) - Bit 8	10-32
10.3.6	ESAI Status Register (SAISR)	10-33
10.3.6.1	SAISR Serial Input Flag 0 (IF0) - Bit 0	10-34
10.3.6.2	SAISR Serial Input Flag 1 (IF1) - Bit 1	10-34
10.3.6.3	SAISR Serial Input Flag 2 (IF2) - Bit 2	10-34
10.3.6.4	SAISR Reserved Bits - Bits 3-5, 11-12, 18-23	10-34
10.3.6.5	SAISR Receive Frame Sync Flag (RFS) - Bit 6	10-34
10.3.6.6	SAISR Receiver Overrun Error Flag (ROE) - Bit 7	10-35
10.3.6.7	SAISR Receive Data Register Full (RDF) - Bit 8	10-35
10.3.6.8	SAISR Receive Even-Data Register Full (REDF) - Bit 9	10-35
10.3.6.9	SAISR Receive Odd-Data Register Full (RODF) - Bit 10	10-35
10.3.6.10	SAISR Transmit Frame Sync Flag (TFS) - Bit 13	10-35
10.3.6.11	SAISR Transmit Underrun Error Flag (TUE) - Bit 14	10-36
10.3.6.12	SAISR Transmit Data Register Empty (TDE) - Bit 15	10-36
10.3.6.13	SAISR Transmit Even-Data Register Empty (TEDE) - Bit 16	10-36
10.3.6.14	SAISR Transmit Odd-Data Register Empty (TODE) - Bit 17	10-36
10.3.7	ESAI Receive Shift Registers	10-40
10.3.8	ESAI Receive Data Registers (RX3, RX2, RX1, RX0)	10-40
10.3.9	ESAI Transmit Shift Registers	10-40
10.3.10	ESAI Transmit Data Registers (TX5, TX4, TX3, TX2, TX1, TX0)	10-40
10.3.11	ESAI Time Slot Register (TSR)	10-40
10.3.12	Transmit Slot Mask Registers (TSMA, TSMB)	10-40
10.3.13	Receive Slot Mask Registers (RSMA, RSMB)	10-42
10.4	Operating Modes	10-43
10.4.1	ESAI After Reset	10-43

10.4.2	ESAI Initialization	10-43
10.4.3	ESAI Interrupt Requests	10-43
10.4.4	Operating Modes – Normal, Network, and On-Demand	10-45
10.4.4.1	Normal/Network/On-Demand Mode Selection	10-45
10.4.4.2	Synchronous/Asynchronous Operating Modes	10-45
10.4.4.3	Frame Sync Selection	10-46
10.4.4.4	Shift Direction Selection	10-46
10.4.5	Serial I/O Flags	10-46
10.5	GPIO - Pins and Registers	10-47
10.5.1	Port C Control Register (PCRC)	10-47
10.5.2	Port C Direction Register (PRRC)	10-47
10.5.3	Port C Data register (PDRC)	10-48
10.6	ESAI Initialization Examples	10-49
10.6.1	Initializing the ESAI Using Individual Reset	10-49
10.6.2	Initializing Just the ESAI Transmitter Section	10-49
10.6.3	Initializing Just the ESAI Receiver Section	10-50

11 Enhanced Serial Audio Interface 1 (ESAI_1)

11.1	Introduction	11-1
11.2	ESAI_1 Data and Control Pins	11-3
11.2.1	Serial Transmit 0 Data Pin (SDO0_1)	11-3
11.2.2	Serial Transmit 1 Data Pin (SDO1_1)	11-3
11.2.3	Serial Transmit 2/Receive 3 Data Pin (SDO2_1/SDI3_1)	11-3
11.2.4	Serial Transmit 3/Receive 2 Data Pin (SDO3_1/SDI2_1)	11-3
11.2.5	Serial Transmit 4/Receive 1 Data Pin (SDO4_1/SDI1_1)	11-3
11.2.6	Serial Transmit 5/Receive 0 Data Pin (SDO5_1/SDI0_1)	11-4
11.2.7	Receiver Serial Clock (SCKR_1)	11-4
11.2.8	Transmitter Serial Clock (SCKT_1)	11-4
11.2.9	Frame Sync for Receiver (FSR_1)	11-4
11.2.10	Frame Sync for Transmitter (FST_1)	11-4
11.3	ESAI_1 Programming Model	11-4
11.3.1	ESAI_1 Multiplex Control Register (EMUXR)	11-5
11.3.2	ESAI_1 Transmitter Clock Control Register (TCCR_1)	11-5
11.3.2.1	TCCR_1 Tx High Freq. Clock Divider (TFP3-TFP0) - Bits 14–17	11-6
11.3.2.2	TCCR_1 Tx High Freq. Clock Polarity (THCKP) - Bit 20	11-6
11.3.2.3	TCCR_1 Tx High Freq. Clock Direction (THCKD) - Bit 23	11-6
11.3.3	ESAI_1 Transmit Control Register (TCR_1)	11-8
11.3.4	ESAI_1 Receive Clock Control Register (RCCR_1)	11-9
11.3.4.1	RCCR_1 Rx High Freq. Clock Divider (RFP3-RFP0) - Bits 14–17	11-9
11.3.4.2	RCCR_1 Rx High Freq. Clock Polarity (RHCKP) - Bit 20	11-9
11.3.4.3	RCCR_1 Rx High Freq. Clock Direction (RHCKD) - Bit 23	11-9
11.3.5	ESAI_1 Receive Control Register (RCR_1)	11-9
11.3.6	ESAI_1 Common Control Register (SAICR_1)	11-10
11.3.7	ESAI_1 Status Register (SAISR_1)	11-10
11.3.8	ESAI_1 Receive Shift Registers	11-11

11.3.9	ESAI_1 Receive Data Registers	11-11
11.3.10	ESAI_1 Transmit Shift Registers	11-11
11.3.11	ESAI_1 Transmit Data Registers	11-11
11.3.12	ESAI_1 Time Slot Register (TSR_1)	11-11
11.3.13	Transmit Slot Mask Registers (TSMA_1, TSMB_1)	11-11
11.3.14	Receive Slot Mask Registers (RSMA_1, RSMB_1)	11-12
11.4	Operating Modes	11-13
11.4.1	ESAI_1 After Reset	11-13
11.5	GPIO - Pins and Registers	11-13
11.5.1	Port E Control Register (PCRE)	11-13
11.5.2	Port E Direction Register (PRRE)	11-13
11.5.3	Port E Data register (PDRE)	11-14

12 Digital Audio Transmitter

12.1	Introduction	12-1
12.2	DAX Signals	12-2
12.3	DAX Functional Overview	12-2
12.4	DAX Programming Model	12-3
12.5	DAX Internal Architecture	12-4
12.5.1	DAX Audio Data Register (XADR)	12-4
12.5.2	DAX Audio Data Buffers (XADBUFA / XADBUFB)	12-5
12.5.3	DAX Audio Data Shift Register (XADSR)	12-5
12.5.4	DAX Non-Audio Data Register (XNADR)	12-5
12.5.4.1	DAX Channel A Validity (XVA)—Bit 10	12-5
12.5.4.2	DAX Channel A User Data (XUA)—Bit 11	12-5
12.5.4.3	DAX Channel A Channel Status (XCA)—Bit 12	12-6
12.5.4.4	DAX Channel B Validity (XVB)—Bit 13	12-6
12.5.4.5	DAX Channel B User Data (XUB)—Bit 14	12-6
12.5.4.6	DAX Channel B Channel Status (XCB)—Bit 15	12-6
12.5.4.7	XNADR Reserved Bits—Bits 0-9, 16-23	12-6
12.5.5	DAX Non-Audio Data Buffer (XNADBUF)	12-6
12.5.6	DAX Control Register (XCTR)	12-6
12.5.6.1	Audio Data Register Empty Interrupt Enable (XDIE)—Bit 0	12-6
12.5.6.2	Underrun Error Interrupt Enable (XUIE)—Bit 1	12-7
12.5.6.3	Block Transferred Interrupt Enable (XBIE)—Bit 2	12-7
12.5.6.4	DAX Clock Input Select (XCS[1:0])—Bits 3-4	12-7
12.5.6.5	DAX Start Block (XSB)—Bit 5	12-7
12.5.6.6	XCTR Reserved Bits—Bits 6-23	12-7
12.5.7	DAX Status Register (XSTR)	12-7
12.5.7.1	DAX Audio Data Register Empty (XADE)—Bit 0	12-7
12.5.7.2	DAX Transmit Underrun Error Flag (XAUR)—Bit 1	12-8
12.5.7.3	DAX Block Transfer Flag (XBLK)—Bit 2	12-8
12.5.7.4	XSTR Reserved Bits—Bits 3-23	12-8
12.5.8	DAX Parity Generator (PRTYG)	12-8
12.5.9	DAX Biphase Encoder	12-9

12.5.10	DAX Preamble Generator	12-9
12.5.11	DAX Clock Multiplexer	12-9
12.5.12	DAX State Machine	12-10
12.6	DAX Programming Considerations	12-10
12.6.1	Initiating A Transmit Session	12-10
12.6.2	Audio Data Register Empty Interrupt Handling	12-10
12.6.3	Block Transferred Interrupt Handling	12-11
12.6.4	DAX operation with DMA	12-11
12.6.5	DAX Operation During Stop	12-12
12.7	GPIO (PORT D) - Pins and Registers	12-12
12.7.1	Port D Control Register (PCRD)	12-12
12.7.2	Port D Direction Register (PRRD)	12-13
12.7.3	Port D Data Register (PDRD)	12-14

13 Timer/Event Counter

13.1	Introduction	13-1
13.2	Timer/Event Counter Architecture	13-1
13.2.1	Timer/Event Counter Block Diagram	13-1
13.2.2	Individual Timer Block Diagram	13-2
13.3	Timer/Event Counter Programming Model	13-3
13.3.1	Prescaler Counter	13-5
13.3.2	Timer Prescaler Load Register (TPLR)	13-5
13.3.2.1	TPLR Prescaler Preload Value PL[20:0] Bits 20–0	13-5
13.3.2.2	TPLR Prescaler Source PS[1:0] Bits 22-21	13-5
13.3.2.3	TPLR Reserved Bit 23	13-6
13.3.3	Timer Prescaler Count Register (TPCR)	13-6
13.3.3.1	TPCR Prescaler Counter Value PC[20:0] Bits 20–0	13-6
13.3.3.2	TPCR Reserved Bits 23–21	13-6
13.3.4	Timer Control/Status Register (TCSR)	13-6
13.3.4.1	TCSR Timer Enable (TE) Bit 0	13-6
13.3.4.2	TCSR Timer Overflow Interrupt Enable (TOIE) Bit 1	13-7
13.3.4.3	TCSR Timer Compare Interrupt Enable (TCIE) Bit 2	13-7
13.3.4.4	TCSR Timer Control (TC[3:0]) Bits 4–7	13-7
13.3.4.5	TCSR Inverter (INV) Bit 8	13-9
13.3.4.6	TCSR Timer Reload Mode (TRM) Bit 9	13-10
13.3.4.7	TCSR Direction (DIR) Bit 11	13-10
13.3.4.8	TCSR Data Input (DI) Bit 12	13-10
13.3.4.9	TCSR Data Output (DO) Bit 13	13-10
13.3.4.10	TCSR Prescaler Clock Enable (PCE) Bit 15	13-11
13.3.4.11	TCSR Timer Overflow Flag (TOF) Bit 20	13-11
13.3.4.12	TCSR Timer Compare Flag (TCF) Bit 21	13-11
13.3.4.13	TCSR Reserved Bits (Bits 3, 10, 14, 16-19, 22, 23)	13-11
13.3.5	Timer Load Register (TLR)	13-12
13.3.6	Timer Compare Register (TCPR)	13-12
13.3.7	Timer Count Register (TCR)	13-12

13.4	Timer Modes of Operation	13-12
13.4.1	Timer Modes	13-13
13.4.1.1	Timer GPIO (Mode 0)	13-13
13.4.1.2	Timer Pulse (Mode 1)	13-14
13.4.1.3	Timer Toggle (Mode 2)	13-14
13.4.1.4	Timer Event Counter (Mode 3)	13-15
13.4.2	Signal Measurement Modes	13-16
13.4.2.1	Measurement Accuracy	13-16
13.4.2.2	Measurement Input Width (Mode 4)	13-16
13.4.2.3	Measurement Input Period (Mode 5)	13-17
13.4.2.4	Measurement Capture (Mode 6)	13-17
13.4.3	Pulse Width Modulation (PWM, Mode 7)	13-18
13.4.4	Watchdog Modes	13-19
13.4.4.1	Watchdog Pulse (Mode 9)	13-19
13.4.4.2	Watchdog Toggle (Mode 10)	13-20
13.4.5	Reserved Modes	13-20
13.4.6	Special Cases	13-20
13.4.6.1	Timer Behavior during Wait	13-20
13.4.6.2	Timer Behavior during Stop	13-21
13.4.7	DMA Trigger	13-21

14 Packaging

14.1	Pin-out and Package Information	14-1
14.1.1	LQFP Package Description	14-1
14.1.2	LQFP Package Mechanical Drawing	14-5

Appendix A Bootstrap ROM Contents

A.1	DSP56367 Bootstrap Program	A-1
-----	----------------------------------	-----

Appendix B Equates

Appendix C JTAG BSDL

Appendix D Programmer's Reference

D.1	Introduction	D-1
D.1.1	Peripheral Addresses	D-1
D.1.2	Interrupt Addresses	D-1
D.1.3	Interrupt Priorities	D-1
D.1.4	Host Interface Quick Reference	D-1
D.1.5	Programming Sheets	D-1
D.2	Internal I/O Memory MAp	D-1
D.3	Interrupt Vector Addresses	D-8
D.4	Interrupt Source Priorities (within an IPL)	D-10
D.5	Host Interface—Quick Reference	D-12
D.6	Programming Sheets	D-15

Appendix E Power Consumption Benchmark

Appendix F IBIS Model

List of Figures

Figure 1-1	DSP56367 Block Diagram	1-2
Figure 2-1	Signals Identified by Functional Group	2-3
Figure 3-1	External Clock Timing	3-6
Figure 3-2	Reset Timing	3-10
Figure 3-3	External Fast Interrupt Timing	3-10
Figure 3-4	External Interrupt Timing (Negative Edge-Triggered)	3-11
Figure 3-5	Operating Mode Select Timing	3-11
Figure 3-6	Recovery from Stop State Using IRQA Interrupt Service	3-11
Figure 3-7	Recovery from Stop State Using IRQA Interrupt Service	3-12
Figure 3-8	External Memory Access (DMA Source) Timing	3-12
Figure 3-9	SRAM Read Access	3-15
Figure 3-10	SRAM Write Access	3-16
Figure 3-11	DRAM Page Mode Wait States Selection Guide	3-17
Figure 3-12	DRAM Page Mode Write Accesses	3-21
Figure 3-13	DRAM Page Mode Read Accesses	3-22
Figure 3-14	DRAM Out-of-Page Wait States Selection Guide	3-23
Figure 3-15	DRAM Out-of-Page Read Access	3-29
Figure 3-16	DRAM Out-of-Page Write Access	3-30
Figure 3-17	DRAM Refresh Access	3-31
Figure 3-18	Asynchronous Bus Arbitration Timing	3-32
Figure 3-19	Asynchronous Bus Arbitration Timing	3-32
Figure 3-20	Host Interrupt Vector Register (IVR) Read Timing Diagram	3-35
Figure 3-21	Read Timing Diagram, Non-Multiplexed Bus	3-36
Figure 3-22	Write Timing Diagram, Non-Multiplexed Bus	3-37
Figure 3-23	Read Timing Diagram, Multiplexed Bus	3-38
Figure 3-24	Write Timing Diagram, Multiplexed Bus	3-39
Figure 3-25	Host DMA Write Timing Diagram	3-39
Figure 3-26	Host DMA Read Timing Diagram	3-40
Figure 3-27	SPI Master Timing (CPHA = 0)	3-43
Figure 3-28	SPI Master Timing (CPHA = 1)	3-44
Figure 3-29	SPI Slave Timing (CPHA = 0)	3-45
Figure 3-30	SPI Slave Timing (CPHA = 1)	3-46
Figure 3-31	I ² C Timing	3-50
Figure 3-32	ESAI Transmitter Timing	3-53
Figure 3-33	ESAI Receiver Timing	3-54
Figure 3-34	ESAI HCKT Timing	3-54
Figure 3-35	ESAI HCKR Timing	3-55
Figure 3-36	Digital Audio Transmitter Timing	3-55
Figure 3-37	TIO Timer Event Input Restrictions	3-56
Figure 3-38	GPIO Timing	3-57
Figure 3-39	Test Clock Input Timing Diagram	3-58
Figure 3-40	Boundary Scan (JTAG) Timing Diagram	3-58
Figure 3-41	Test Access Port Timing Diagram	3-59
Figure 5-1	Memory Maps for MSW=(X,X), CE=0, MS=0, SC=0	5-3
Figure 5-2	Memory Maps for MSW=(X,X), CE=1, MS=0, SC=0	5-3

Figure 5-3	Memory Maps for MSW=(0,0), CE=0 MS=1, SC=0	5-4
Figure 5-4	Memory Maps for MSW=(0,1), CE=0, MS=1, SC=0	5-4
Figure 5-5	Memory Maps for MSW=(1,0), CE=0, MS=1, SC=0	5-5
Figure 5-6	Memory Maps for MSW=(0,0), CE=1, MS=1, SC=0	5-5
Figure 5-7	Memory Maps for MSW=(0,1), CE=1, MS=1, SC=0	5-6
Figure 5-8	Memory Maps for MSW=(1,0), CE=1, MS=1, SC=0	5-6
Figure 5-9	Memory Maps for MSW=(X,X), CE=0, MS=0, SC=1	5-7
Figure 5-10	Memory Maps for MSW=(X,X), CE=1, MS=0, SC=1	5-7
Figure 5-11	Memory Maps for MSW=(0,0), CE=0, MS=1, SC=1	5-8
Figure 5-12	Memory Maps for MSW=(0,1), CE=0, MS=1, SC=1	5-8
Figure 5-13	Memory Maps for MSW=(1,0), CE=0, MS=1, SC=1	5-9
Figure 5-14	Memory Maps for MSW=(0,0), CE=1, MS=1, SC=1	5-9
Figure 5-15	Memory Maps for MSW=(0,1), CE=1, MS=1, SC=1	5-10
Figure 5-16	Memory Maps for MSW=(1,0), CE=1, MS=1, SC=1	5-10
Figure 6-1	Interrupt Priority Register P	6-6
Figure 6-2	Interrupt Priority Register C	6-7
Figure 8-1	HDI08 Block Diagram	8-5
Figure 8-2	Host Control Register (HCR) (X:\$FFFC2)	8-7
Figure 8-3	Host Status Register (HSR) (X:\$FFFC3)	8-10
Figure 8-4	Host Base Address Register (HBAR) (X:\$FFFC5)	8-11
Figure 8-5	Self Chip Select logic	8-12
Figure 8-6	Host Port Control Register (HPCR) (X:\$FFFC4)	8-12
Figure 8-7	Single strobe bus	8-14
Figure 8-8	Dual strobes bus	8-15
Figure 8-9	Host Data Direction Register (HDDR) (X:\$FFFC8)	8-16
Figure 8-10	Host Data Register (HDR) (X:\$FFFC9)	8-16
Figure 8-11	HSR-HCR Operation	8-18
Figure 8-12	Interface Control Register (ICR)	8-20
Figure 8-13	Command Vector Register (CVR)	8-23
Figure 8-14	Interface Status Register (ISR)	8-24
Figure 8-15	Interrupt Vector Register (IVR)	8-26
Figure 8-16	HDI08 Host Request Structure	8-29
Figure 9-1	Serial Host Interface Block Diagram	9-2
Figure 9-2	SHI Clock Generator	9-3
Figure 9-3	SHI Programming Model—Host Side	9-4
Figure 9-4	SHI Programming Model—DSP Side	9-5
Figure 9-5	SHI I/O Shift Register (IOSR)	9-7
Figure 9-6	SPI Data-To-Clock Timing Diagram	9-9
Figure 9-7	I ² C Bit Transfer	9-17
Figure 9-8	I ² C Start and Stop Events	9-18
Figure 9-9	Acknowledgment on the I ² C Bus	9-18
Figure 9-10	I ² C Bus Protocol For Host Write Cycle	9-19
Figure 9-11	I ² C Bus Protocol For Host Read Cycle	9-19
Figure 10-1	ESAI Block Diagram	10-2
Figure 10-2	TCCR Register	10-8

Figure 10-3	ESAI Clock Generator Functional Block Diagram	10-9
Figure 10-4	ESAI Frame Sync Generator Functional Block Diagram	10-10
Figure 10-5	TCR Register	10-12
Figure 10-6	Normal and Network Operation	10-17
Figure 10-7	Frame Length Selection	10-20
Figure 10-8	RCCR Register	10-22
Figure 10-9	RCR Register	10-26
Figure 10-10	SAICR Register	10-31
Figure 10-11	SAICR SYN Bit Operation	10-33
Figure 10-12	SAISR Register	10-34
Figure 10-13	ESAI Data Path Programming Model ([R/T]SHFD=0)	10-38
Figure 10-14	ESAI Data Path Programming Model ([R/T]SHFD=1)	10-39
Figure 10-15	TSMA Register	10-41
Figure 10-16	TSMB Register	10-41
Figure 10-17	RSMA Register	10-42
Figure 10-18	RSMB Register	10-42
Figure 10-19	PCRC Register	10-48
Figure 10-20	PRRC Register	10-48
Figure 10-21	PDRC Register	10-49
Figure 11-1	ESAI_1 Block Diagram	11-2
Figure 11-2	EMUXR Register	11-5
Figure 11-3	TCCR_1 Register	11-6
Figure 11-4	ESAI_1 Clock Generator Functional Block Diagram	11-7
Figure 11-5	ESAI_1 Frame Sync Generator Functional Block Diagram	11-8
Figure 11-6	TCR_1 Register	11-8
Figure 11-7	RCCR_1 Register	11-9
Figure 11-8	RCR_1 Register	11-10
Figure 11-9	SAICR_1 Register	11-10
Figure 11-10	SAISR_1 Register	11-10
Figure 11-11	TSMA_1 Register	11-12
Figure 11-12	TSMB_1 Register	11-12
Figure 11-13	RSMA_1 Register	11-12
Figure 11-14	RSMB_1 Register	11-13
Figure 11-15	PCRE Register	11-14
Figure 11-16	PRRE Register	11-14
Figure 11-17	PDRE Register	11-15
Figure 12-1	Digital Audio Transmitter (DAX) Block Diagram	12-2
Figure 12-2	DAX Programming Model	12-4
Figure 12-3	DAX Relative Timing	12-8
Figure 12-4	Preamble sequence	12-9
Figure 12-5	Clock Multiplexer Diagram	12-10
Figure 12-6	Examples of data organization in memory	12-12
Figure 12-7	Port D Control Register (PCRD)	12-13
Figure 12-8	Port D Direction Register (PRRD)	12-13
Figure 12-9	Port D Data Register (PDRD)	12-14

Figure 13-1	Timer/Event Counter Block Diagram	13-2
Figure 13-2	Timer Block Diagram	13-3
Figure 13-3	Timer Module Programmer's Model	13-4
Figure 13-4	Timer Prescaler Load Register	13-5
Figure 13-5	Timer Prescaler Count Register (TPCR)	13-6
Figure 14-1	144-Pin Package	14-2
Figure 14-2	DSP56367 144-pin LQFP Package (1 of 3)	14-5
Figure 14-3	DSP56367 144-pin LQFP Package (2 of 3)	14-6
Figure 14-4	DSP56367 144-pin LQFP Package (3 of 3)	14-7
Figure D-1	Status Register (SR)	D-16
Figure D-2	Operating Mode Register (OMR)	D-17
Figure D-3	Interrupt Priority Register–Core (IPR–C)	D-18
Figure D-4	Interrupt Priority Register – Peripherals (IPR–P)	D-19
Figure D-5	Phase Lock Loop Control Register (PCTL)	D-20
Figure D-6	Host Receive and Host Transmit Data Registers	D-21
Figure D-7	Host Control and Status Registers	D-22
Figure D-8	Host Base Address and Host Port Control	D-23
Figure D-9	Host Interrupt Control and Interrupt Status	D-24
Figure D-10	Host Interrupt Vector and Command Vector	D-25
Figure D-11	Host Receive and Transmit Byte Registers	D-26
Figure D-12	SHI Slave Address and Clock Control Registers	D-27
Figure D-13	SHI Transmit and Receive Data Registers	D-28
Figure D-14	SHI Host Control/Status Register	D-29
Figure D-15	ESAI Transmit Clock Control Register	D-30
Figure D-16	ESAI Transmit Control Register	D-31
Figure D-17	ESAI Receive Clock Control Register	D-32
Figure D-18	ESAI Receive Control Register	D-33
Figure D-19	ESAI Common Control Register	D-34
Figure D-20	ESAI Status Register	D-35
Figure D-21	ESAI_1 Multiplex Control Register	D-36
Figure D-22	ESAI_1 Transmit Clock Control Register	D-37
Figure D-23	ESAI_1 Transmit Control Register	D-38
Figure D-24	ESAI_1 Receive Clock Control Register	D-39
Figure D-25	ESAI_1 Receive Control Register	D-40
Figure D-26	ESAI_1 Common Control Register	D-41
Figure D-27	ESAI_1 Status Register	D-42
Figure D-28	DAX Non-Audio Data Register	D-43
Figure D-29	DAX Control and Status Registers	D-44
Figure D-30	Timer Prescaler Load and Prescaler Count Registers (TPLR, TPCR)	D-45
Figure D-31	Timer Control/Status Register	D-46
Figure D-32	Timer Load, Compare and Count Registers	D-47
Figure D-33	GPIO Port B	D-48
Figure D-34	GPIO Port C	D-49
Figure D-35	GPIO Port D	D-50
Figure D-36	GPIO Port E	D-51

List of Tables

Table 2-1	DSP56367 Functional Signal Groupings	2-1
Table 2-2	Power Inputs	2-4
Table 2-3	Grounds	2-4
Table 2-4	Clock and PLL Signals	2-5
Table 2-5	External Address Bus Signals	2-6
Table 2-6	External Data Bus Signals	2-6
Table 2-7	External Bus Control Signals	2-6
Table 2-8	Interrupt and Mode Control	2-9
Table 2-9	Host Interface	2-10
Table 2-10	Serial Host Interface Signals	2-14
Table 2-11	Enhanced Serial Audio Interface Signals	2-16
Table 2-12	Enhanced Serial Audio Interface_1 Signals	2-20
Table 2-13	Digital Audio Interface (DAX) Signals	2-22
Table 2-14	Timer Signal	2-23
Table 2-15	JTAG/OnCE Interface	2-23
Table 3-1	Maximum Ratings	3-2
Table 3-2	Thermal Characteristics	3-2
Table 3-3	DC Electrical Characteristics	3-3
Table 3-4	Internal Clocks	3-5
Table 3-5	Clock Operation	3-6
Table 3-6	PLL Characteristics	3-7
Table 3-7	Reset, Stop, Mode Select, and Interrupt Timing	3-7
Table 3-8	SRAM Read and Write Accesses	3-13
Table 3-9	DRAM Page Mode Timings, Three Wait States	3-18
Table 3-10	DRAM Page Mode Timings, Four Wait States	3-19
Table 3-11	DRAM Out-of-Page and Refresh Timings, Four Wait States	3-23
Table 3-12	DRAM Out-of-Page and Refresh Timings, Eleven Wait States	3-25
Table 3-13	DRAM Out-of-Page and Refresh Timings, Fifteen Wait States	3-27
Table 3-14	Asynchronous Bus Arbitration Timing	3-31
Table 3-15	Host Interface (HDI08) Timing	3-33
Table 3-16	Serial Host Interface SPI Protocol Timing	3-40
Table 3-17	SHI I2C Protocol Timing	3-47
Table 3-18	SCL Serial Clock Cycle (T_{SCL}) Generated as Master	3-49
Table 3-19	Enhanced Serial Audio Interface Timing	3-50
Table 3-20	Digital Audio Transmitter Timing	3-55
Table 3-21	Timer Timing	3-56
Table 3-22	GPIO Timing	3-56
Table 3-23	JTAG Timing	3-57
Table 5-1	Internal Memory Configurations	5-1
Table 5-2	On-chip RAM Memory Locations	5-2
Table 5-3	On-chip ROM Memory Locations	5-2
Table 5-4	Internal I/O Memory Map	5-12
Table 6-1	Operating Mode Register (OMR)	6-1
Table 6-2	DSP56367 Operating Modes	6-4
Table 6-3	DSP56367 Mode Descriptions	6-5

Table 6-4	Interrupt Priority Level Bits	6-6
Table 6-5	Interrupt Sources Priorities Within an IPL	6-7
Table 6-6	DSP56367 Interrupt Vectors	6-9
Table 6-7	DMA Request Sources	6-11
Table 6-8	Identification Register Configuration	6-13
Table 6-9	JTAG Identification Register Configuration	6-13
Table 6-10	DSP56367 BSR Bit Definition	6-14
Table 8-1	HDI08 Signal Summary	8-3
Table 8-2	Strobe Signals Support Signals	8-4
Table 8-3	Host Request Support Signals	8-4
Table 8-4	HDI08 IRQ	8-8
Table 8-5	HDM[2:0] Functionality	8-8
Table 8-6	HDR and HDDR Functionality	8-16
Table 8-7	DSP-Side Registers after Reset	8-17
Table 8-8	HDI08 Host Side Register Map	8-19
Table 8-9	TREQ RREQ Interrupt Mode (HDM[2:0]=000 or HM[1:0]=00)	8-21
Table 8-10	TREQ RREQ DMA Mode (HM1 ^{1/4} 0 or HM0 ^{1/4} 0)	8-21
Table 8-11	HDRQ	8-21
Table 8-12	Host Mode Bit Definition	8-22
Table 8-13	INIT Command Effect	8-23
Table 8-14	Host Request Status (HREQ)	8-25
Table 8-15	Host Side Registers After Reset	8-27
Table 9-1	SHI Interrupt Vectors	9-6
Table 9-2	SHI Internal Interrupt Priorities	9-6
Table 9-3	SHI Noise Reduction Filter Mode	9-11
Table 9-4	SHI Data Size	9-12
Table 9-5	HREQ Function In SHI Slave Modes	9-13
Table 9-6	HCSR Receive Interrupt Enable Bits	9-15
Table 10-1	Receiver Clock Sources (asynchronous mode only)	10-5
Table 10-2	Transmitter Clock Sources	10-6
Table 10-3	Transmitter High Frequency Clock Divider	10-11
Table 10-4	Transmit Network Mode Selection	10-16
Table 10-5	ESAI Transmit Slot and Word Length Selection	10-18
Table 10-6	Receiver High Frequency Clock Divider	10-24
Table 10-7	SCKR Pin Definition Table	10-25
Table 10-8	FSR Pin Definition Table	10-25
Table 10-9	HCKR Pin Definition Table	10-26
Table 10-10	ESAI Receive Network Mode Selection	10-28
Table 10-11	ESAI Receive Slot and Word Length Selection	10-29
Table 10-12	PCRC and PRRC Bits Functionality	10-48
Table 11-1	EMUXR ESAI/ESAI_1 Pin Selection	11-5
Table 11-2	Transmitter Clock Sources	11-6
Table 11-3	Receiver Clock Sources (asynchronous mode only)	11-9
Table 11-4	PCRE and PRRE Bits Functionality	11-14
Table 12-1	DAX Interrupt Vectors	12-4

Table 12-2	DAX Interrupt Priority	12-4
Table 12-3	Clock Source Selection	12-7
Table 12-4	Preamble Bit Patterns	12-9
Table 12-5	Examples of DMA configuration	12-11
Table 12-6	DAX Port GPIO Control Register Functionality	12-13
Table 13-1	Prescaler Source Selection	13-6
Table 13-2	Timer Control Bits for Timer 0	13-8
Table 13-3	Timer Control Bits for Timers 1 and 2	13-8
Table 13-4	Inverse Bit	13-9
Table 14-1	Signal Identification by Name	14-3
Table 14-2	Signal Identification by Pin Number	14-4
Table D-1	Internal I/O Memory Map	D-1
Table D-2	DSP56367 Interrupt Vectors	D-8
Table D-3	Interrupt Sources Priorities Within an IPL	D-10
Table D-4	HDI08 Programming Model	D-12

Preface

This manual describes the DSP56367 24-bit digital signal processor (DSP), its memory, operating modes, and peripheral modules. The DSP56367 is a member of the DSP56300 family of programmable CMOS DSPs. Changes in core functionality specific to the DSP56367 are also described in this manual.

NOTE

Specifications and information herein are subject to change without notice.

The DSP56367 is targeted to applications that require digital audio compression and decompression, sound field processing, acoustic equalization, and other digital audio algorithms.

This manual is intended to be used with the following publication:

- The *DSP56300 Family Manual (DSP56300FM)*, which describes the CPU, core programming models, and instruction set details.

This document, as well as Freescale's DSP development tools, can be obtained through a local Freescale Semiconductor Sales Office or authorized distributor.

To receive the latest information on this DSP, access the Freescale DSP home page at the address given on the front cover of this document.

Document Summary

This manual contains the following sections and appendices.

SECTION 1—DSP56367 OVERVIEW

- Provides a brief description of the DSP56366, including a features list and block diagram. Lists related documentation needed to use this chip and describes the organization of this manual.

SECTION 2—SIGNAL/CONNECTION DESCRIPTIONS

- Describes the signals on the DSP56367 pins and how these signals are grouped into interfaces.

SECTION 3—SPECIFICATIONS

- Describes the DSP56367 maximum ratings, AC specifications, DC specifications, thermal specifications, clock operational specifications and timings.

SECTION 4—DESIGN CONSIDERATIONS

- Describes thermal, electrical, and power consumption issues, as well as PLL performance issues and input jitter requirements for the DSP56367.

SECTION 5—MEMORY CONFIGURATION

- Describes data and program and memory maps for the DSP56367.

SECTION 6—CORE CONFIGURATION

- Describes the registers used to configure the DSP56300 core when programming the DSP56367, in particular the interrupt vector locations and the operation of the interrupt priority registers. Explains the operating modes and how they affect the processor's program and data memories.

SECTION 7—GENERAL PURPOSE INPUT/OUTPUT (GPIO)

- Describes the DSP56367 GPIO capability and the programming model for the GPIO signals (operation, registers, and control).

SECTION 8—HOST INTERFACE (HDI08)

- Describes the HDI08 parallel host interface.

SECTION 9—SERIAL HOST INTERFACE (SHI)

- Describes the serial input/output interface providing a path for communication and program/coefficient data transfers between the DSP and an external host processor. The SHI can also communicate with other serial peripheral devices.

SECTION 10—ENHANCED SERIAL AUDIO INTERFACE (ESAI)

- Describes one of the full-duplex serial port for serial communication with a variety of serial devices.

SECTION 11—ENHANCED SERIAL AUDIO INTERFACE 1 (ESAI_1)

- Describes the second full-duplex serial port for serial communication with a variety of serial devices.

SECTION 12—DIGITAL AUDIO TRANSMITTER (DAX)

- Describes the full-duplex serial port for serial communication with a variety of serial devices.

SECTION 13—TRIPLE TIMER MODULE (TEC)

- Describes the internal timer/event counter in the DSP56367.

SECTION 14—PACKAGE DESCRIPTION

- Describes the available package for the DSP56367, including diagrams of the package pinouts and tables describing how the signals are allocated for the package.

APPENDIX A—BOOTSTRAP PROGRAM

- Lists the bootstrap code used for the DSP56367.

APPENDIX B—EQUATES

- Lists equates for the DSP56366.

APPENDIX C—JTAG/BSDL LISTING

- Provides the BSDL listing for the DSP56367.

APPENDIX D—PROGRAMMING REFERENCE

- Lists peripheral addresses, interrupt addresses, and interrupt priorities for the DSP56367. Contains programming sheets listing the contents of the major DSP56367 registers for programmer reference.

APPENDIX E—POWER CONSUMPTION BENCHMARK

- Describes the benchmark program that permits evaluation of DSP power usage in a test situation.

APPENDIX F—IBIS MODEL

- Describes the IBIS model used for the DSP56367.

Revision History

DSP56367 Users Guide Revision History

Revision	Description
2.1	Updated document formatting to support latest document templates. No technical changes from Rev 2.
2.0	Updated document formatting to support Freescale spin-off from Motorola. No technical changes from Rev 1.6.
1.6	The latest Motorola document revision when Motorola created Freescale Semiconductor.

Manual Conventions

The following conventions are used in this manual:

- Bits within registers are always listed from most significant bit (MSB) to least significant bit (LSB).
- When several related bits are discussed, they are referenced as AA[n:m], where n>m. For purposes of description, the bits are presented as if they are contiguous within a register. However, this is not always the case. Refer to the programming model diagrams or to the programmer’s sheets to see the exact location of bits within a register.
- When a bit is described as “set”, its value is 1. When a bit is described as “cleared”, its value is 0.
- The word “assert” means that a high true (active high) signal is pulled high to V_{CC} or that a low true (active low) signal is pulled low to ground. The word “deassert” means that a high true signal is pulled low to ground or that a low true signal is pulled high to V_{CC} . Table Anchor.

High True/Low True Signal Conventions

Signal/Symbol	Logic State	Signal State	Voltage
\overline{PIN}^1	True	Asserted	Ground ²
PIN	False	Deasserted	V_{CC}^3
PIN	True	Asserted	V_{CC}
PIN	False	Deasserted	Ground

¹ PIN is a generic term for any pin on the chip.



- ² Ground is an acceptable low voltage level. See the appropriate data sheet for the range of acceptable low voltage levels (typically a TTL logic low).
- ³ V_{CC} is an acceptable high voltage level. See the appropriate data sheet for the range of acceptable high voltage levels (typically a TTL logic high).
- Pins or signals that are asserted low (made active when pulled to ground)
 - In text, have an overbar (e.g., $\overline{\text{RESET}}$ is asserted low).
 - In code examples, have a tilde in front of their names. In example below, line 3 refers to the $\overline{\text{SS0}}$ pin (shown as `~SS0`).
 - Sets of pins or signals are indicated by the first and last pins or signals in the set (e.g., HA1–HA8).
 - Code examples are displayed in a monospaced font, as shown below:

Example Sample Code Listing

BFSET	#\$0007,X:PCC; Configure:	line 1
	; MISO0, MOSI0, SCK0 for SPI master	line 2
	; ~SS0 as PC3 for GPIO	line 3

- Hex values are indicated with a dollar sign (\$) preceding the hex value, as follows: \$FFFFFF is the X memory address for the core interrupt priority register (IPR-C).
- The word “reset” is used in four different contexts in this manual:
 - the reset signal, written as “ $\overline{\text{RESET}}$,”
 - the reset instruction, written as “RESET,”
 - the reset operating state, written as “Reset,” and
 - the reset function, written as “reset.”

1 DSP56367 Overview

1.1 Introduction

This manual describes the DSP56367 24-bit digital signal processor (DSP), its memory, operating modes, and peripheral modules. The DSP56367 is a member of the DSP56300 family of programmable CMOS DSPs. The DSP56367 is targeted to applications that require digital audio compression/decompression, sound field processing, acoustic equalization and other digital audio algorithms. The DSP56367 offers 150 million instructions per second (MIPS) using an internal 150 MHz clock at 1.8 V and 100 million instructions per second (MIPS) using an internal 100 MHz clock at 1.5 V.

Changes in core functionality specific to the DSP56367 are also described in this manual. See [Figure 1-1](#) for the block diagram of the DSP56367.




Figure 1-1 DSP56367 Block Diagram

1.2 DSP56300 Core Description

The DSP56367 uses the DSP56300 core, a high-performance, single clock cycle per instruction engine that provides up to twice the performance of Freescale's popular DSP56000 core family while retaining code compatibility with it.

The DSP56300 core family offers a new level of performance in speed and power, provided by its rich instruction set and low power dissipation, thus enabling a new generation of wireless, telecommunications, and multimedia products. For a description of the DSP56300 core, see [Section 1.4, "DSP56300 Core Functional Blocks"](#). Significant architectural enhancements to the DSP56300 core family include a barrel shifter, 24-bit addressing, an instruction cache, and direct memory access (DMA).

The DSP56300 core family members contain the DSP56300 core and additional modules. The modules are chosen from a library of standard predesigned elements such as memories and peripherals. New

modules may be added to the library to meet customer specifications. A standard interface between the DSP56300 core and the on-chip memory and peripherals supports a wide variety of memory and peripheral configurations. Refer to [Section 5, "Memory Configuration"](#).

Core features are described fully in the *DSP56300 Family Manual*. Pinout, memory, and peripheral features are described in this manual.

- DSP56300 modular chassis
 - 150 Million Instructions Per Second (MIPS) with a 150 MHz clock at internal logic supply (QVCCL) of 1.8V.
 - 100 Million Instructions Per Second (MIPS) with a 100 MHz clock at internal logic supply (QVCCL) of 1.5V.
 - Object Code Compatible with the 56K core.
 - Data ALU with a 24 x 24 bit multiplier-accumulator and a 56-bit barrel shifter. 16-bit arithmetic support.
 - Program Control with position independent code support and instruction cache support.
 - Six-channel DMA controller.
 - PLL based clocking with a wide range of frequency multiplications (1 to 4096), predivider factors (1 to 16) and power saving clock divider (2^i : $i=0$ to 7). Reduces clock noise.
 - Internal address tracing support and OnCE™ for Hardware/Software debugging.
 - JTAG port.
 - Very low-power CMOS design, fully static design with operating frequencies down to DC.
 - STOP and WAIT low-power standby modes.
- On-chip Memory Configuration
 - 7K × 24 Bit Y-Data RAM and 8K × 24 Bit Y-Data ROM.
 - 13K × 24 Bit X-Data RAM and 32K × 24 Bit X-Data ROM.
 - 40K × 24 Bit Program ROM.
 - 3K × 24 Bit Program RAM and 192 × 24 Bit Bootstrap ROM. 1K of Program RAM may be used as Instruction Cache or for Program ROM patching.
 - 2K × 24 Bit from Y Data RAM and 5K × 24 Bit from X Data RAM can be switched to Program RAM resulting in up to 10K × 24 Bit of Program RAM.
- Off-chip memory expansion
 - External Memory Expansion Port.
 - Off-chip expansion up to two 16M × 24-bit word of Data memory.
 - Off-chip expansion up to 16M × 24-bit word of Program memory.
 - Simultaneous glueless interface to SRAM and DRAM.
- Peripheral modules
 - Serial Audio Interface (ESAI): up to 4 receivers and up to 6 transmitters, master or slave. I²S, Sony, AC97, network and other programmable protocols.
 - Serial Audio Interface I(ESAI_1): up to 4 receivers and up to 6 transmitters, master or slave. I²S, Sony, AC97, network and other programmable protocols

- The ESAI_1 shares four of the data pins with ESAI, and ESAI_1 does NOT support HCKR and HCKT (high frequency clocks)
 - Serial Host Interface (SHI): SPI and I²C protocols, multi master capability, 10-word receive FIFO, support for 8, 16 and 24-bit words.
 - Byte-wide parallel Host Interface (HDI08) with DMA support.
 - Triple Timer module (TEC).
 - Digital Audio Transmitter (DAX): 1 serial transmitter capable of supporting the SPDIF, IEC958, CP-340 and AES/EBU digital audio formats.
 - Pins of unused peripherals (except SHI) may be programmed as GPIO lines.
- 144-pin plastic LQFP package.

1.3 DSP56367 Audio Processor Architecture

This section defines the DSP56367 audio processor architecture. The audio processor is composed of the following units:

- The DSP56300 core is composed of the Data ALU, Address Generation Unit, Program Controller, Instruction-Cache Controller, DMA Controller, PLL-based clock oscillator, Memory Module Interface, Peripheral Module Interface and the On-Chip Emulator (OnCE). The DSP56300 core is described in the document *DSP56300 24-Bit Digital Signal Processor Family Manual*, Freescale publication DSP56300FM.
- Memory modules.
- Peripheral modules. The peripheral modules are defined in the following sections.

Memory sizes in the block diagram are defaults. Memory may be differently partitioned, according to the memory mode of the chip. See [Section 1.4.8, "On-Chip Memory"](#) for more details about memory size.

1.4 DSP56300 Core Functional Blocks

The DSP56300 core provides the following functional blocks:

- Data arithmetic logic unit (Data ALU)
- Address generation unit (AGU)
- Program control unit (PCU)
- Bus interface unit (BIU)
- DMA controller (with six channels)
- Instruction cache controller
- PLL-based clock oscillator
- OnCE module
- JTAG TAP
- Memory

In addition, the DSP56367 provides a set of on-chip peripherals, described in [Section 1.5, "Peripheral Overview"](#).

1.4.1 Data ALU

The Data ALU performs all the arithmetic and logical operations on data operands in the DSP56300 core. The components of the Data ALU are as follows:

- Fully pipelined 24-bit \times 24-bit parallel multiplier-accumulator (MAC)
- Bit field unit, comprising a 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
- Conditional ALU instructions
- 24-bit or 16-bit arithmetic support under software control
- Four 24-bit input general purpose registers: X1, X0, Y1, and Y0
- Six Data ALU registers (A2, A1, A0, B2, B1, and B0) that are concatenated into two general purpose, 56-bit accumulators (A and B), accumulator shifters
- Two data bus shifter/limiter circuits

1.4.1.1 Data ALU Registers

The Data ALU registers can be read or written over the X memory data bus (XDB) and the Y memory data bus (YDB) as 24- or 48-bit operands (or as 16- or 32-bit operands in 16-bit arithmetic mode). The source operands for the Data ALU, which can be 24, 48, or 56 bits (16, 32, or 40 bits in 16-bit arithmetic mode), always originate from Data ALU registers. The results of all Data ALU operations are stored in an accumulator.

All the Data ALU operations are performed in two clock cycles in pipeline fashion so that a new instruction can be initiated in every clock, yielding an effective execution rate of one instruction per clock cycle. The destination of every arithmetic operation can be used as a source operand for the immediately following arithmetic operation without a time penalty (i.e., without a pipeline stall).

1.4.1.2 Multiplier-Accumulator (MAC)

The MAC unit comprises the main arithmetic processing unit of the DSP56300 core and performs all of the calculations on data operands. In the case of arithmetic instructions, the unit accepts as many as three input operands and outputs one 56-bit result of the following form- Extension:Most Significant Product:Least Significant Product (EXT:MSP:LSP).

The multiplier executes 24-bit \times 24-bit, parallel, fractional multiplies, between two's-complement signed, unsigned, or mixed operands. The 48-bit product is right-justified and added to the 56-bit contents of either the A or B accumulator. A 56-bit result can be stored as a 24-bit operand. The LSP can either be truncated or rounded into the MSP. Rounding is performed if specified.

1.4.2 Address Generation Unit (AGU)

The AGU performs the effective address calculations using integer arithmetic necessary to address data operands in memory and contains the registers used to generate the addresses. It implements four types of arithmetic: linear, modulo, multiple wrap-around modulo, and reverse-carry. The AGU operates in parallel with other chip resources to minimize address-generation overhead.

The AGU is divided into two halves, each with its own Address ALU. Each Address ALU has four sets of register triplets, and each register triplet is composed of an address register, an offset register, and a modifier register. The two Address ALUs are identical. Each contains a 24-bit full adder (called an offset adder).

A second full adder (called a modulo adder) adds the summed result of the first full adder to a modulo value that is stored in its respective modifier register. A third full adder (called a reverse-carry adder) is also provided.

The offset adder and the reverse-carry adder are in parallel and share common inputs. The only difference between them is that the carry propagates in opposite directions. Test logic determines which of the three summed results of the full adders is output.

Each Address ALU can update one address register from its respective address register file during one instruction cycle. The contents of the associated modifier register specifies the type of arithmetic to be used in the address register update calculation. The modifier value is decoded in the Address ALU.

1.4.3 Program Control Unit (PCU)

The PCU performs instruction prefetch, instruction decoding, hardware DO loop control, and exception processing. The PCU implements a seven-stage pipeline and controls the different processing states of the DSP56300 core. The PCU consists of the following three hardware blocks:

- Program decode controller (PDC)
- Program address generator (PAG)
- Program interrupt controller (PIC)

The PDC decodes the 24-bit instruction loaded into the instruction latch and generates all signals necessary for pipeline control. The PAG contains all the hardware needed for program address generation, system stack, and loop control. The PIC arbitrates among all interrupt requests (internal interrupts, as well as the five external requests: \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , and \overline{NMI}), and generates the appropriate interrupt vector address.

PCU features include the following:

- Position independent code support
- Addressing modes optimized for DSP applications (including immediate offsets)
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts

The PCU implements its functions using the following registers:

- PC—program counter register
- SR—Status register
- LA—loop address register
- LC—loop counter register

- VBA—vector base address register
- SZ—stack size register
- SP—stack pointer
- OMR—operating mode register
- SC—stack counter register

The PCU also includes a hardware system stack (SS).

1.4.4 Internal Buses

To provide data exchange between blocks, the following buses are implemented:

- Peripheral input/output expansion bus (PIO_EB) to peripherals
- Program memory expansion bus (PM_EB) to program memory
- X memory expansion bus (XM_EB) to X memory
- Y memory expansion bus (YM_EB) to Y memory
- Global data bus (GDB) between registers in the DMA, AGU, OnCE, PLL, BIU, and PCU as well as the memory-mapped registers in the peripherals
- DMA data bus (DDB) for carrying DMA data between memories and/or peripherals
- DMA address bus (DAB) for carrying DMA addresses to memories and peripherals
- Program Data Bus (PDB) for carrying program data throughout the core
- X memory Data Bus (XDB) for carrying X data throughout the core
- Y memory Data Bus (YDB) for carrying Y data throughout the core
- Program address bus (PAB) for carrying program memory addresses throughout the core
- X memory address bus (XAB) for carrying X memory addresses throughout the core
- Y memory address bus (YAB) for carrying Y memory addresses throughout the core

All internal buses on the DSP56300 family members are 24-bit buses. See [Figure 1-1](#).

1.4.5 Direct Memory Access (DMA)

The DMA block has the following features:

- Six DMA channels supporting internal and external accesses
- One-, two-, and three-dimensional transfers (including circular buffering)
- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals

1.4.6 PLL-based Clock Oscillator

The clock generator in the DSP56300 core is composed of two main blocks: the PLL, which performs clock input division, frequency multiplication, and skew elimination; and the clock generator (CLKGEN), which performs low-power division and clock pulse generation. PLL-based clocking:

- Allows change of low-power divide factor (DF) without loss of lock
- Provides output clock with skew elimination
- Provides a wide range of frequency multiplications (1 to 4096), predivider factors (1 to 16), and a power-saving clock divider (2^i : $i = 0$ to 7) to reduce clock noise

The PLL allows the processor to operate at a high internal clock frequency using a low frequency clock input. This feature offers two immediate benefits:

- A lower frequency clock input reduces the overall electromagnetic interference generated by a system.
- The ability to oscillate at different frequencies reduces costs by eliminating the need to add additional oscillators to a system.

1.4.7 JTAG TAP and OnCE Module

The DSP56300 core provides a dedicated user-accessible TAP fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. Problems associated with testing high-density circuit boards led to developing this standard under the sponsorship of the Test Technology Committee of IEEE and JTAG. The DSP56300 core implementation supports circuit-board test strategies based on this standard.

The test logic includes a TAP consisting of four dedicated signals, a 16-state controller, and three test data registers. A boundary scan register links all device signals into a single shift register. The test logic, implemented utilizing static logic design, is independent of the device system logic. More information on the JTAG port is provided in *DSP56300 Family Manual, JTAG Port*.

The OnCE module provides a nonintrusive means of interacting with the DSP56300 core and its peripherals so a user can examine registers, memory, or on-chip peripherals. This facilitates hardware and software development on the DSP56300 core processor. OnCE module functions are provided through the JTAG TAP signals. More information on the OnCE module is provided in *DSP56300 Family Manual, On-Chip Emulation Module*.

1.4.8 On-Chip Memory

The memory space of the DSP56300 core is partitioned into program memory space, X data memory space, and Y data memory space. The data memory space is divided into X and Y data memory in order to work with the two Address ALUs and to feed two operands simultaneously to the Data ALU. Memory space includes internal RAM and ROM and can be expanded off-chip under software control.

There is an instruction cache, made using program RAM. The patch mode (which uses instruction cache space) is used to patch program ROM. The memory switch mode is used to increase the size of program RAM as needed (switch from X data RAM and/or Y data RAM).

There are on-chip ROMs for program memory (40K x 24-bit), bootstrap memory (192 words x 24-bit), X ROM (32K x 24-bit), and Y ROM (8K x 24-bit).

More information on the internal memory is provided in [Section 5, "Memory Configuration"](#).

1.4.9 Off-Chip Memory Expansion

Memory can be expanded off-chip as follows:

- Data memory can be expanded to two 16 M × 24-bit word memory spaces in 24-bit address mode (64K in 16-bit address mode).
- Program memory can be expanded to one 16 M × 24-bit word memory space in 24-bit address mode (64K in 16-bit address mode).

Other features of external memory expansion include the following:

- External memory expansion port
- Chip-select logic glueless interface to static random access memory (SRAM)
- On-chip dynamic RAM (DRAM) controller for glueless interface to DRAM
- Eighteen external address lines

1.5 Peripheral Overview

The DSP56367 is designed to perform a wide variety of fixed-point digital signal processing functions. In addition to the core features previously discussed, the DSP56367 provides the following peripherals:

- 8-bit parallel host interface (HDI08, with DMA support) to external hosts
- As many as 37 user-configurable general purpose input/output (GPIO) signals
- Timer/event counter (TEC) module, containing three independent timers
- Memory switch mode in on-chip memory
- Four external interrupt/mode control lines and one external non-maskable interrupt line
- Enhanced serial audio interface (ESAI) with up to four receivers and up to six transmitters, master or slave, using the I²S, Sony, AC97, network, and other programmable protocols
- A second enhanced serial audio interface (ESAI_1) with 6 dedicated pins.
- Serial host interface (SHI) using SPI and I²C protocols, with multi-master capability, 10-word receive FIFO, and support for 8-, 16-, and 24-bit words
- Digital audio transmitter (DAX): a serial transmitter capable of supporting the SPDIF, IEC958, CP-340, and AES/EBU digital audio formats

1.5.1 Host Interface (HDI08)

The host interface (HDI08) is a byte-wide, full-duplex, double-buffered, parallel port that can be connected directly to the data bus of a host processor. The HDI08 supports a variety of buses and provides glueless connection with a number of industry-standard DSPs, microcomputers, microprocessors, and DMA hardware.

The DSP core treats the HDI08 as a memory-mapped peripheral, using either standard polled or interrupt programming techniques. Separate transmit and receive data registers are double-buffered to allow the DSP and host processor to efficiently transfer data at high speed. Memory mapping allows DSP core communication with the HDI08 registers to be accomplished using standard instructions and addressing modes.

Since the host bus may operate asynchronously with the DSP core clock, the HDI08 registers are divided into 2 banks. The “host side” bank is accessible to the external host, and the “DSP side” bank is accessible to the DSP core.

The HDI08 supports the following three classes of interfaces:

- Host processor/MCU connection
- DMA controller
- GPIO port

Host port pins not in use may be configured as GPIO pins. The host interface provides up to 16 GPIO pins. These pins can be programmed to function as either GPIO or host interface.

For more information on the HDI08, see [Section 8, "Host Interface \(HDI08\)"](#).

1.5.2 General Purpose Input/Output (GPIO)

The GPIO port consists of as many as 37 programmable signals, all of which are also used by the peripherals (HDI08, ESAI, ESAI_1, DAX, and TEC). There are no dedicated GPIO signals. The signals are configured as GPIO after hardware reset. Register programming techniques for all GPIO functionality among these interfaces are very similar.

1.5.3 Triple Timer (TEC)

This section describes a peripheral module composed of a common 21-bit prescaler and three independent and identical general purpose 24-bit timer/event counters, each one having its own register set.

Each timer can use internal or external clocking and can interrupt the DSP after a specified number of events (clocks). Timer 0 can signal an external device after counting internal events. Each timer can also be used to trigger DMA transfers after a specified number of events (clocks) occurred. One timer (Timer 0) connects to the external world through one bidirectional pin TIO0. When TIO0 is configured as input, the timer functions as an external event counter or can measure external pulse width/signal period. When TIO0 is used as output the timer is functioning as either a timer, a watchdog or a Pulse Width Modulator. When the TIO0 pin is not used by the timer it can be used as a General Purpose Input/Output Pin. Refer to [Section 13, "Timer/Event Counter"](#).

1.5.4 Enhanced Serial Audio Interface (ESAI)

The ESAI provides a full-duplex serial port for serial communication with a variety of serial devices including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Freescale SPI serial protocol. The ESAI consists of independent transmitter and receiver sections, each with its own clock generator. It is a superset of the DSP56300 family ESSI peripheral and of the DSP56000 family SAI peripheral. For more information on the ESAI, refer to [Section 10, "Enhanced Serial Audio Interface \(ESAI\)"](#).

1.5.5 Enhanced Serial Audio Interface 1 (ESAI_1)

The ESAI_1 is a second ESAI interface with just 6 dedicated pins instead of the 12 pins of the full ESAI. Four data pins are shared with the ESAI, while the two high frequency clock pins are not available. Other than the available pins, ESAI_1 is functionally identical to ESAI. For more information on the ESAI_1, refer to [Section 11, "Enhanced Serial Audio Interface 1 \(ESAI_1\)"](#).

1.5.6 Serial Host Interface (SHI)

The SHI is a serial input/output interface providing a path for communication and program/coefficient data transfers between the DSP and an external host processor. The SHI can also communicate with other serial peripheral devices. The SHI can interface directly to either of two well-known and widely used synchronous serial buses: the Freescale serial peripheral interface (SPI) bus and the Philips inter-integrated-circuit control (I²C) bus. The SHI supports either the SPI or I²C bus protocol, as required, from a slave or a single-master device. To minimize DSP overhead, the SHI supports single-, double-, and triple-byte data transfers. The SHI has a 10-word receive FIFO that permits receiving up to 30 bytes before generating a receive interrupt, reducing the overhead for data reception. For more information on the SHI, refer to [Section 9, "Serial Host Interface"](#).

1.5.7 Digital Audio Transmitter (DAX)

The DAX is a serial audio interface module that outputs digital audio data in the AES/EBU, CP-340 and IEC958 formats. For more information on the DAX, refer to [Section 12, "Digital Audio Transmitter"](#).



2 Signal/Connection Descriptions

2.1 Signal Groupings

The input and output signals of the DSP56367 are organized into functional groups, which are listed in [Table 2-1](#) and illustrated in [Figure 2-1](#).

The DSP56367 is operated from a 1.8V supply; however, some of the inputs can tolerate 3.3V. A special notice for this feature is added to the signal descriptions of those inputs.

Remember, the DSP56367 offers 150 million instructions per second (MIPS) using an internal 150 MHz clock at 1.8 V and 100 million instructions per second (MIPS) using an internal 100 MHz clock at 1.3.3V.

Table 2-1 DSP56367 Functional Signal Groupings

Functional Group		Number of Signals	Detailed Description
Power (V_{CC})		20	Table 2-2
Ground (GND)		18	Table 2-3
Clock and PLL		3	Table 2-4
Address bus	Port A ¹	18	Table 2-5
Data bus		24	Table 2-6
Bus control		10	Table 2-7
Interrupt and mode control		5	Table 2-8
HDI08	Port B ²	16	Table 2-9
SHI		5	Table 2-10
ESAI	Port C ³	12	Table 2-11
ESAI_1	Port E ⁴	6	Table 2-12
Digital audio transmitter (DAX)	Port D ⁵	2	Table 2-13
Timer		1	Table 2-14
JTAG/OnCE Port		4	Table 2-15

¹ Port A is the external memory interface port, including the external address bus, data bus, and control signals.

² Port B signals are the GPIO port signals which are multiplexed with the HDI08 signals.


³ Port C signals are the GPIO port signals which are multiplexed with the ESAI signals.

⁴ Port E signals are the GPIO port signals which are multiplexed with the ESAI_1 signals.


⁵ Port D signals are the GPIO port signals which are multiplexed with the DAX signals.

2.1.1 Power Requirements

To prevent high current conditions due to possible improper sequencing of the power supplies, the connection shown below is recommended to be made between the DSP56367 IO_VDD and CORE_VDD power pins.



To prevent a high current condition upon power up, the IOVDD must be applied ahead of the CORE VDD as shown below if the external Schottky is not used.






Figure 2-1 Signals Identified by Functional Group

2.2 Power

Table 2-2 Power Inputs

Power Name	Description
V_{CCP}	PLL Power — V_{CCP} is V_{CC} dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V_{CC} power rail. There is one V_{CCP} input.
V_{CCQL} (4)	Quiet Core (Low) Power — V_{CCQL} is an isolated power for the internal processing logic. This input must be tied externally to all other V_{CCQL} power pins and the V_{CCP} power pin only. Do not tie with other power pins. The user must provide adequate external decoupling capacitors. There are four V_{CCQL} inputs.
V_{CCQH} (3)	Quiet External (High) Power — V_{CCQH} is a quiet power source for I/O lines. This input must be tied externally to all other chip power inputs. The user must provide adequate decoupling capacitors. There are three V_{CCQH} inputs.
V_{CCA} (3)	Address Bus Power — V_{CCA} is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are three V_{CCA} inputs.
V_{CCD} (4)	Data Bus Power — V_{CCD} is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V_{CCD} inputs.
V_{CCC} (2)	Bus Control Power — V_{CCC} is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V_{CCC} inputs.
V_{CCH}	Host Power — V_{CCH} is an isolated power for the HDI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one V_{CCH} input.
V_{CCS} (2)	SHI, ESAI, ESAI_1, DAX and Timer Power — V_{CCS} is an isolated power for the SHI, ESAI, ESAI_1, DAX and Timer. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V_{CCS} inputs.

2.3 Ground

Table 2-3 Grounds

Ground Name	Description
GND_P	PLL Ground — GND_P is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V_{CCP} should be bypassed to GND_P by a 0.47 μ F capacitor located as close as possible to the chip package. There is one GND_P connection.
GND_Q (4)	Quiet Ground — GND_Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_Q connections.
GND_A (4)	Address Bus Ground — GND_A is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_A connections.

Table 2-3 Grounds (continued)

Ground Name	Description
GND _D (4)	Data Bus Ground —GND _D is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _D connections.
GND _C (2)	Bus Control Ground —GND _C is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND _C connections.
GND _H	Host Ground —GND _H is an isolated ground for the HD08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one GND _H connection.
GND _S (2)	SHI, ESAI, ESAI_1, DAX and Timer Ground —GND _S is an isolated ground for the SHI, ESAI, ESAI_1, DAX and Timer. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND _S connections.

2.4 Clock and PLL

Table 2-4 Clock and PLL Signals

Signal Name	Type	State during Reset	Signal Description
EXTAL	Input	Input	External Clock Input —An external clock source must be connected to EXTAL in order to supply the clock to the internal clock generator and PLL.
PCAP	Input	Input	PLL Capacitor —PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to V _{CCP} . If the PLL is not used, PCAP may be tied to V _{CC} , GND, or left floating.
PINIT/ $\overline{\text{NMI}}$	Input	Input	PLL Initial/Nonmaskable Interrupt —During assertion of $\overline{\text{RESET}}$, the value of PINIT/ $\overline{\text{NMI}}$ is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After $\overline{\text{RESET}}$ deassertion and during normal instruction processing, the PINIT/ $\overline{\text{NMI}}$ Schmitt-trigger input is a negative-edge-triggered nonmaskable interrupt (NMI) request internally synchronized to internal system clock.

2.5 External Memory Expansion Port (Port A)

When the DSP56367 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant port A signals: A0–A17, D0–D23, AA0/ $\overline{\text{RAS0}}$ –AA2/ $\overline{\text{RAS2}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{BB}}$, $\overline{\text{CAS}}$.

2.5.1 External Address Bus

Table 2-5 External Address Bus Signals

Signal Name	Type	State during Reset	Signal Description
A0–A17	Output	Tri-stated	Address Bus —When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

2.5.2 External Data Bus

Table 2-6 External Data Bus Signals

Signal Name	Type	State during Reset	Signal Description
D0–D23	Input/Output	Tri-stated	Data Bus —When the DSP is the bus master, D0–D23 are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated.

2.5.3 External Bus Control

Table 2-7 External Bus Control Signals

Signal Name	Type	State during Reset	Signal Description
AA0–AA2/ \overline{R} AS0–RAS2	Output	Tri-stated	Address Attribute or Row Address Strobe —When defined as AA, these signals can be used as chip selects or additional address lines. When defined as \overline{RAS} , these signals can be used as \overline{RAS} for DRAM interface. These signals are tri-statable outputs with programmable polarity.
\overline{CAS}	Output	Tri-stated	Column Address Strobe — When the DSP is the bus master, \overline{CAS} is an active-low output used by DRAM to strobe the column address. Otherwise, if the bus mastership enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
\overline{RD}	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D0-D23). Otherwise, \overline{RD} is tri-stated.
\overline{WR}	Output	Tri-stated	Write Enable —When the DSP is the bus master, \overline{WR} is an active-low output that is asserted to write external memory on the data bus (D0-D23). Otherwise, \overline{WR} is tri-stated.

Table 2-7 External Bus Control Signals (continued)

Signal Name	Type	State during Reset	Signal Description
\overline{TA}	Input	Ignored Input	<p>Transfer Acknowledge—If the DSP is the bus master and there is no external bus activity, or the DSP is not the bus master, the \overline{TA} input is ignored. The \overline{TA} input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2, . . . infinity) may be added to the wait states inserted by the BCR by keeping \overline{TA} deasserted. In typical operation, \overline{TA} is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after \overline{TA} is asserted synchronous to the internal system clock. The number of wait states is determined by the \overline{TA} input or by the bus control register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.</p> <p>In order to use the \overline{TA} functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by \overline{TA} deassertion, otherwise improper operation may result. \overline{TA} can operate synchronously or asynchronously, depending on the setting of the TAS bit in the operating mode register (OMR).</p> <p>\overline{TA} functionality may not be used while performing DRAM type accesses, otherwise improper operation may result.</p>
\overline{BR}	Output	Output (deasserted)	<p>Bus Request—\overline{BR} is an active-low output, never tri-stated. \overline{BR} is asserted when the DSP requests bus mastership. \overline{BR} is deasserted when the DSP no longer needs the bus. \overline{BR} may be asserted or deasserted independent of whether the DSP56367 is a bus master or a bus slave. Bus “parking” allows \overline{BR} to be deasserted even though the DSP56367 is the bus master. (See the description of bus “parking” in the \overline{BB} signal description.) The bus request hold (BRH) bit in the BCR allows \overline{BR} to be asserted under software control even though the DSP does not need the bus. \overline{BR} is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. \overline{BR} is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, \overline{BR} is deasserted and the arbitration is reset to the bus slave state.</p>

Table 2-7 External Bus Control Signals (continued)

Signal Name	Type	State during Reset	Signal Description
\overline{BG}	Input	Ignored Input	<p>Bus Grant—\overline{BG} is an active-low input. \overline{BG} is asserted by an external bus arbitration circuit when the DSP56367 becomes the next bus master. When \overline{BG} is asserted, the DSP56367 must wait until \overline{BB} is deasserted before taking bus mastership. When \overline{BG} is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution.</p> <p>For proper \overline{BG} operation, the asynchronous bus arbitration enable bit (ABE) in the OMR register must be set.</p>
\overline{BB}	Input/Output	Input	<p>Bus Busy—\overline{BB} is a bidirectional active-low input/output. \overline{BB} indicates that the bus is active. Only after \overline{BB} is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep \overline{BB} asserted after ceasing bus activity regardless of whether \overline{BR} is asserted or deasserted. This is called “bus parking” and allows the current bus master to reuse the bus without re-arbitration until another device requires the bus. The deassertion of \overline{BB} is done by an “active pull-up” method (i.e., \overline{BB} is driven high and then released and held high by an external pull-up resistor).</p> <p>For proper \overline{BB} operation, the asynchronous bus arbitration enable bit (ABE) in the OMR register must be set.</p> <p>\overline{BB} requires an external pull-up resistor.</p>

2.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip’s operating mode as it comes out of hardware reset. After RESET is deasserted, these inputs are hardware interrupt request lines.

Table 2-8 Interrupt and Mode Control

Signal Name	Type	State during Reset	Signal Description
$\overline{\text{MODA/IRQA}}$	Input	Input	<p>Mode Select A/External Interrupt Request A—$\overline{\text{MODA/IRQA}}$ is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. $\overline{\text{MODA/IRQA}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the $\overline{\text{RESET}}$ signal is deasserted. If the processor is in the stop standby state and the $\overline{\text{MODA/IRQA}}$ pin is pulled to GND, the processor will exit the stop state.</p> <p><i>This input is 3.3V tolerant.</i></p>
$\overline{\text{MODB/IRQB}}$	Input	Input	<p>Mode Select B/External Interrupt Request B—$\overline{\text{MODB/IRQB}}$ is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. $\overline{\text{MODB/IRQB}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted.</p> <p>This input is 3.3V tolerant.</p>
$\overline{\text{MODC/IRQC}}$	Input	Input	<p>Mode Select C/External Interrupt Request C—$\overline{\text{MODC/IRQC}}$ is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. $\overline{\text{MODC/IRQC}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted.</p> <p>This input is 3.3V tolerant.</p>
$\overline{\text{MODD/IRQD}}$	Input	Input	<p>Mode Select D/External Interrupt Request D—$\overline{\text{MODD/IRQD}}$ is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. $\overline{\text{MODD/IRQD}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted.</p> <p>This input is 3.3V tolerant.</p>
$\overline{\text{RESET}}$	Input	Input	<p>Reset—$\overline{\text{RESET}}$ is an active-low, Schmitt-trigger input. When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the $\overline{\text{RESET}}$ signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The $\overline{\text{RESET}}$ signal must be asserted during power up. A stable EXTAL signal must be supplied while $\overline{\text{RESET}}$ is being asserted.</p> <p><i>This input is 3.3V tolerant.</i></p>

2.7 Parallel Host Interface (HDI08)

The HDI08 provides a fast, 8-bit, parallel data port that may be connected directly to the host bus. The HDI08 supports a variety of standard buses and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

Table 2-9 Host Interface

Signal Name	Type	State during Reset	Signal Description
H0–H7	Input/output	GPIO disconnected	Host Data —When HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional, tri-state data bus.
HAD0–HAD7	Input/output		Host Address/Data —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the address/data bidirectional, multiplexed, tri-state bus.
PB0–PB7	Input, output, or disconnected		Port B 0–7 —When the HDI08 is configured as GPIO, these signals are individually programmable as input, output, or internally disconnected. The default state after reset for these signals is GPIO disconnected. These inputs are 3.3V tolerant.
HA0	Input	GPIO disconnected	Host Address Input 0 —When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
$\overline{\text{HAS}}$ /HAS	Input		Host Address Strobe —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable, but is configured active-low ($\overline{\text{HAS}}$) following reset.
PB8	Input, output, or disconnected		Port B 8 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.

Table 2-9 Host Interface (continued)

Signal Name	Type	State during Reset	Signal Description
HA1	Input	GPIO disconnected	<p>Host Address Input 1—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.</p> <p>Host Address 8—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.</p> <p>Port B 9—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.</p> <p>The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.</p>
HA8	Input		
PB9	Input, output, or disconnected		
HA2	Input	GPIO disconnected	<p>Host Address Input 2—When the HDI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.</p> <p>Host Address 9—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.</p> <p>Port B 10—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.</p> <p>The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.</p>
HA9	Input		
PB10	Input, Output, or Disconnected		
HRW	Input	GPIO disconnected	<p>Host Read/Write—When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/$\overline{\text{Write}}$ (HRW) input.</p> <p>Host Read Data—When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host read data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HRD}}$) after reset.</p> <p>Port B 11—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.</p> <p>The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.</p>
$\overline{\text{HRD}}$ / HRD	Input		
PB11	Input, Output, or Disconnected		

Table 2-9 Host Interface (continued)

Signal Name	Type	State during Reset	Signal Description
$\overline{\text{HDS}}$ / HDS	Input	GPIO disconnected	Host Data Strobe —When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HDS}}$) following reset.
$\overline{\text{HWR}}$ / HWR	Input		Host Write Data —When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HWR}}$) following reset.
PB12	Input, output, or disconnected		Port B 12 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.
HCS	Input	GPIO disconnected	Host Chip Select —When HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable, but is configured active-low ($\overline{\text{HCS}}$) after reset.
HA10	Input		Host Address 10 —When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input, output, or disconnected		Port B 13 —When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.

Table 2-9 Host Interface (continued)

Signal Name	Type	State during Reset	Signal Description
$\overline{\text{HOREQ}}$ / HOREQ	Output	GPIO disconnected	<p>Host Request—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host request (HOREQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HOREQ}}$) following reset. The host request may be programmed as a driven or open-drain output.</p> <p>Transmit Host Request—When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HTRQ}}$) following reset. The host request may be programmed as a driven or open-drain output.</p> <p>Port B 14—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.</p> <p>The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.</p>
$\overline{\text{HTRQ}}$ / HTRQ	Output		
PB14	Input, output, or disconnected		
$\overline{\text{HACK}}$ / HACK	Input	GPIO disconnected	<p>Host Acknowledge—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low ($\overline{\text{HACK}}$) after reset.</p> <p>Receive Host Request—When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HRRQ}}$) after reset. The host request may be programmed as a driven or open-drain output.</p> <p>Port B 15—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.</p> <p>The default state after reset for this signal is GPIO disconnected. This input is 3.3V tolerant.</p>
$\overline{\text{HRRQ}}$ / HRRQ	Output		
PB15	Input, output, or disconnected		

2.8 Serial Host Interface

The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or I²C mode.

Table 2-10 Serial Host Interface Signals

Signal Name	Signal Type	State during Reset	Signal Description
SCK	Input or output	Tri-stated	SPI Serial Clock —The SCK signal is an output when the SPI is configured as a master and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if it is defined as a slave and the slave select (\overline{SS}) signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.
SCL	Input or output		I²C Serial Clock —SCL carries the clock for I ² C bus transactions in the I ² C mode. SCL is a Schmitt-trigger input when configured as a slave and an open-drain output when configured as a master. SCL should be connected to V _{CC} through a pull-up resistor.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 3.3V tolerant.
MISO	Input or output	Tri-stated	SPI Master-In-Slave-Out —When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when \overline{SS} is deasserted. An external pull-up resistor is not required for SPI operation.
SDA	Input or open-drain output		I²C Data and Acknowledge —In I ² C mode, SDA is a Schmitt-trigger input when receiving and an open-drain output when transmitting. SDA should be connected to V _{CC} through a pull-up resistor. SDA carries the data for I ² C transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of start and stop events. A high-to-low transition of the SDA line while SCL is high is a unique situation, and is defined as the start event. A low-to-high transition of SDA while SCL is high is a unique situation defined as the stop event.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 3.3V tolerant.

Table 2-10 Serial Host Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
MOSI	Input or output	Tri-stated	SPI Master-Out-Slave-In —When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode.
HA0	Input		I²C Slave Address 0 —This signal uses a Schmitt-trigger input when configured for the I ² C mode. When configured for I ² C slave mode, the HA0 signal is used to form the slave device address. HA0 is ignored when configured for the I ² C master mode.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 3.3V tolerant.
\overline{SS}	Input	Tri-stated	SPI Slave Select —This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI master mode, this signal should be kept deasserted (pulled high). If it is asserted while configured as SPI master, a bus error condition is flagged. If \overline{SS} is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state.
HA2	Input		I²C Slave Address 2 —This signal uses a Schmitt-trigger input when configured for the I ² C mode. When configured for the I ² C Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the I ² C master mode.
			This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 3.3V tolerant.
\overline{HREQ}	Input or Output	Tri-stated	Host Request —This signal is an active low Schmitt-trigger input when configured for the master mode but an active low output when configured for the slave mode.
			When configured for the slave mode, \overline{HREQ} is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the master mode, \overline{HREQ} is an input. When asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of \overline{HREQ} to proceed to the next transfer.
			This signal is tri-stated during hardware, software, personal reset, or when the HREQ1–HREQ0 bits in the HCSR are cleared. There is no need for external pull-up in this state. This input is 3.3V tolerant.

2.9 Enhanced Serial Audio Interface

Table 2-11 Enhanced Serial Audio Interface Signals

Signal Name	Signal Type	State during Reset	Signal Description
HCKR	Input or output	GPIO disconnected	<p>High Frequency Clock for Receiver—When programmed as an input, this signal provides a high frequency clock source for the ESAI receiver as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high-frequency sample clock (e.g., for external digital to analog converters [DACs]) or as an additional system clock.</p> <p>Port C 2—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC2	Input, output, or disconnected		
HCKT	Input or output	GPIO disconnected	<p>High Frequency Clock for Transmitter—When programmed as an input, this signal provides a high frequency clock source for the ESAI transmitter as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high frequency sample clock (e.g., for external DACs) or as an additional system clock.</p> <p>Port C 5—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC5	Input, output, or disconnected		
FSR	Input or output	GPIO disconnected	<p>Frame Sync for Receiver—This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).</p> <p>When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.</p> <p>Port C 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC1	Input, output, or disconnected		

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
FST	Input or output	GPIO disconnected	<p>Frame Sync for Transmitter—This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).</p> <p>Port C 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC4	Input, output, or disconnected		
SCKR	Input or output	GPIO disconnected	<p>Receiver Serial Clock—SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).</p> <p>When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin will reflect the value of the OF0 bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.</p> <p>Port C 0—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC0	Input, output, or disconnected		
SCKT	Input or output	GPIO disconnected	<p>Transmitter Serial Clock—This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode.</p> <p>Port C 3—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
PC3	Input, output, or disconnected		

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
SDO5	Output	GPIO disconnected	Serial Data Output 5 —When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register.
SDI0	Input		Serial Data Input 0 —When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register.
PC6	Input, output, or disconnected		Port C 6 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.
SDO4	Output	GPIO disconnected	Serial Data Output 4 —When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register.
SDI1	Input		Serial Data Input 1 —When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register.
PC7	Input, output, or disconnected		Port C 7 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.
SDO3/SDO3_1	Output	GPIO disconnected	Serial Data Output 3 —When programmed as a transmitter, SDO3 is used to transmit data from the TX3 serial transmit shift register. When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 3.
SDI2/SDI2_1	Input		Serial Data Input 2 —When programmed as a receiver, SDI2 is used to receive serial data into the RX2 serial receive shift register. When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Input 2.
PC8/PE8	Input, output, or disconnected		Port C 8 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. When enabled for ESAI_1 GPIO, this is the Port E 8 signal. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
SDO2/SDO2_1	Output	GPIO disconnected	<p>Serial Data Output 2—When programmed as a transmitter, SDO2 is used to transmit data from the TX2 serial transmit shift register.</p> <p>When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 2.</p>
SDI3/SDI3_1	Input		<p>Serial Data Input 3—When programmed as a receiver, SDI3 is used to receive serial data into the RX3 serial receive shift register.</p> <p>When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Input 3.</p>
PC9/PE9	Input, output, or disconnected		<p>Port C 9—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>When enabled for ESAI_1 GPIO, this is the Port E 9 signal.</p> <p>The default state after reset is GPIO disconnected.</p> <p>This input is 3.3V tolerant.</p>
SDO1/SDO1_1	Output	GPIO disconnected	<p>Serial Data Output 1—SDO1 is used to transmit data from the TX1 serial transmit shift register.</p> <p>When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 1.</p>
PC10/PE10	Input, output, or disconnected		<p>Port C 10—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>When enabled for ESAI_1 GPIO, this is the Port E 10 signal.</p> <p>The default state after reset is GPIO disconnected.</p> <p>This input is 3.3V tolerant.</p>
SDO0/SDO0_1	Output	GPIO disconnected	<p>Serial Data Output 0—SDO0 is used to transmit data from the TX0 serial transmit shift register.</p> <p>When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 0.</p>
PC11/PE11	Input, output, or disconnected		<p>Port C 11—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>When enabled for ESAI_1 GPIO, this is the Port E 11 signal.</p> <p>The default state after reset is GPIO disconnected.</p> <p>This input is 3.3V tolerant.</p>

2.10 Enhanced Serial Audio Interface_1

Table 2-12 Enhanced Serial Audio Interface_1 Signals

Signal Name	Signal Type	State during Reset	Signal Description
FSR_1	Input or output	GPIO disconnected	<p>Frame Sync for Receiver_1—This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).</p> <p>When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.</p>
PE1	Input, output, or disconnected		<p>Port E 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
FST_1	Input or output	GPIO disconnected	<p>Frame Sync for Transmitter_1—This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).</p>
PE4	Input, output, or disconnected		<p>Port E 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>

Table 2-12 Enhanced Serial Audio Interface_1 Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
SCKR_1	Input or output	GPIO disconnected	<p>Receiver Serial Clock_1—SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).</p> <p>When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin will reflect the value of the OF0 bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.</p>
PE0	Input, output, or disconnected		<p>Port E 0—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
SCKT_1	Input or output	GPIO disconnected	<p>Transmitter Serial Clock_1—This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode.</p>
PE3	Input, output, or disconnected		<p>Port E 3—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>
SDO5_1	Output	GPIO disconnected	<p>Serial Data Output 5_1—When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register.</p>
SDI0_1	Input		<p>Serial Data Input 0_1—When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register.</p>
PE6	Input, output, or disconnected		<p>Port E 6—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.</p> <p>The default state after reset is GPIO disconnected. This input is 3.3V tolerant.</p>

Table 2-12 Enhanced Serial Audio Interface_1 Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
SDO4_1	Output	GPIO disconnected	Serial Data Output 4_1 —When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register.
SDI1_1	Input		Serial Data Input 1_1 —When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register.
PE7	Input, output, or disconnected		Port E 7 —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.

2.11 SPDIF Transmitter Digital Audio Interface

Table 2-13 Digital Audio Interface (DAX) Signals

Signal Name	Type	State During Reset	Signal Description
ACI	Input	GPIO Disconnected	Audio Clock Input —This is the DAX clock input. When programmed to use an external clock, this input supplies the DAX clock. The external clock frequency must be 256, 384, or 512 times the audio sampling frequency ($256 \times F_s$, $384 \times F_s$ or $512 \times F_s$, respectively).
PD0	Input, output, or disconnected		Port D 0 —When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.
ADO	Output	GPIO Disconnected	Digital Audio Data Output —This signal is an audio and non-audio output in the form of AES/EBU, CP340 and IEC958 data in a biphase mark format.
PD1	Input, output, or disconnected		Port D 1 —When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 3.3V tolerant.

2.12 Timer

Table 2-14 Timer Signal

Signal Name	Type	State during Reset	Signal Description
TIO0	Input or Output	Input	<p>Timer 0 Schmitt-Trigger Input/Output—When timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output. The default mode after reset is GPIO input. This can be changed to output or configured as a timer input/output through the timer 0 control/status register (TCSR0). If TIO0 is not being used, it is recommended to either define it as GPIO output immediately at the beginning of operation or leave it defined as GPIO input but connected to Vcc through a pull-up resistor in order to ensure a stable logic level at this input.</p> <p>This input is 3.3V tolerant.</p>

2.13 JTAG/OnCE Interface

Table 2-15 JTAG/OnCE Interface

Signal Name	Signal Type	State during Reset	Signal Description
TCK	Input	Input	<p>Test Clock—TCK is a test clock input signal used to synchronize the JTAG test logic. It has an internal pull-up resistor.</p> <p>This input is 3.3V tolerant.</p>
TDI	Input	Input	<p>Test Data Input—TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.</p> <p>This input is 3.3V tolerant.</p>
TDO	Output	Tri-stated	<p>Test Data Output—TDO is a test data serial output signal used for test instructions and data. TDO is tri-statable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.</p>
TMS	Input	Input	<p>Test Mode Select—TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.</p> <p>This input is 3.3V tolerant.</p>

NOTES

3 Specifications

3.1 Introduction

The DSP56367 is a high density CMOS device with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

NOTE

This document contains information on a new product.
Specifications and information herein are subject to change without notice.

Finalized specifications may be published after further characterization and device qualifications are completed.

3.2 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are pulled to an appropriate logic voltage level (for example, either GND or VCC). The suggested value for a pullup or pulldown resistor is 10 k Ω .

NOTE

In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a “maximum” value for a specification will never occur in the same device that has a “minimum” value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 3-1 Maximum Ratings

Rating ¹	Symbol	Value ^{1, 2}	Unit
Supply Voltage	V_{CCQL}, V_{CCP}	-0.3 to + 2.0	V
	$V_{CCQH}, V_{CCA}, V_{CCD}, V_{CCC}, V_{CCH}, V_{CCS}$	-0.3 to + 4.0	V
All "3.3V tolerant" input voltages	V_{IN}	GND - 0.3 to $V_{CC} + 0.7$	V
Current drain per pin excluding V_{CC} and GND	I	10	mA
Operating temperature range ³	T_J	-40 to + 95	°C
Storage temperature	T_{STG}	-55 to +125	°C

¹ GND = 0 V, $V_{CCP}, V_{CCQL} = 1.8 \text{ V} \pm 5\%$, $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $CL = 50 \text{ pF}$
 All other $V_{CC} = 3.3 \text{ V} \pm 5\%$, $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $CL = 50 \text{ pF}$

² Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.

³ Temperatures below -0°C are qualified for consumer applications.

3.3 Thermal Characteristics

Table 3-2 Thermal Characteristics

Characteristic	Symbol	LQFP Value	Unit
Natural Convection, Junction-to-ambient thermal resistance ^{1, 2}	$R_{\theta JA}$ or θ_{JA}	45.0	°C/W
Junction-to-case thermal resistance ³	$R_{\theta JC}$ or θ_{JC}	10.0	°C/W
Natural Convection, Thermal characterization parameter ⁴	Ψ_{JT}	3.0	°C/W

¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁴ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.4 DC Electrical Characteristics

 Table 3-3 DC Electrical Characteristics¹

Characteristics	Symbol	Min	Typ	Max	Unit
Supply voltages • Core (V_{CCQL}) • PLL (V_{CCP})	V_{CC}	1.71	1.8	1.89	V
Supply voltages • V_{CCQH} • V_{CCA} • V_{CCD} • V_{CCC} • V_{CCH} • V_{CCS}	V_{CC}	3.14	3.3	3.46	V
Input high voltage • D(0:23), \overline{BG} , \overline{BB} , \overline{TA} , ESAI_1 (except SDO4_1) • MOD^2/\overline{IRQ}^2 , \overline{RESET} , PINIT/ \overline{NMI} and all JTAG/ESAI_1/Timer/HDI08/DAX/(only SDO4_1)/SHI(SPI mode) • SHI(I ₂ C mode) • EXTAL	V_{IH} V_{IHP} V_{IHP} V_{IHx}	2.0 2.0 1.5 $0.8 \times V_{CCQH}$	— — — —	V_{CCQH} $V_{CCQH} + 03 \text{ max}$ for both V_{IHP} $V_{CCQH} + 03 \text{ max}$ for both V_{IHP} $0.8 \times V_{CCQH}$	V
Input low voltage • D(0:23), \overline{BG} , \overline{BB} , \overline{TA} , ESAI_1(except SDO4_1) • MOD^1/\overline{IRQ}^1 , \overline{RESET} , PINIT/ \overline{NMI} and all JTAG/ESAI/Timer/HDI08/DAX/ESAI_1(only SDO4_1)/SHI(SPI mode) • SHI(I ₂ C mode) • EXTAL	V_{IL} V_{ILP} V_{ILP} V_{ILx}	-0.3 -0.3 -0.3 -0.3	— — — —	0.8 0.8 $0.3 \times V_{CC}$ $0.2 \times V_{CCQH}$	V
Input leakage current	I_{IN}	-10	—	10	μA
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I_{TSI}	-10	—	10	μA
Output high voltage ³	V_{OH}	2.4	—	—	V
Output low voltage ³	V_{OL}	—	—	0.4	V

Table 3-3 DC Electrical Characteristics¹ (continued)

Characteristics	Symbol	Min	Typ	Max	Unit
Internal supply current ⁴ at internal clock of 150MHz					
• In Normal mode	I_{CCI}	—	58.0	115	mA
• In Wait mode	I_{CCW}	—	7.3	20	mA
• In Stop mode ⁵	I_{CCS}	—	2.0	4	mA
PLL supply current		—	1	2.5	mA
Input capacitance ⁶	C_{IN}	—	—	10	pF

¹ $V_{CCQL} = 1.8\text{ V} \pm 5\%$, $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $CL = 50\text{ pF}$

All other $V_{CC} = 3.3\text{ V} \pm 5\%$, $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $CL = 50\text{ pF}$

² Refers to $\overline{\text{MODA/IRQA}}$, $\overline{\text{MODB/IRQB}}$, $\overline{\text{MODC/IRQC}}$, and $\overline{\text{MODD/IRQD}}$ pins

³ This characteristic does not apply to PCAP.

⁴ [Section 4.3, "Power Consumption Considerations"](#) provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks. The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with $V_{CCQL} = 1.8\text{V}$, $V_{CC(\text{other})} = 3.3\text{V}$ at $T_J = 25^\circ\text{C}$. Maximum internal supply current is measured with $V_{CCQL} = 1.89\text{V}$, $V_{CC(\text{other})} = 3.46\text{V}$ at $T_J = 95^\circ\text{C}$.

⁵ In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (i.e., not allowed to float).

⁶ Periodically sampled and not 100% tested.

3.5 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.4 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. DSP56367 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.4 V and 2.4 V, respectively.

NOTE

Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.

3.6 Internal Clocks

Table 3-4 Internal Clocks


Characteristics	Symbol	Expression ^{1, 2}		
		Min	Typ	Max
Internal operation frequency with PLL enabled	f	—	$(E_f \times MF)/(PDF \times DF)$	—
Internal operation frequency with PLL disabled	f	—	$E_f/2$	—
Internal clock high period <ul style="list-style-type: none"> • With PLL disabled • With PLL enabled and $MF \leq 4$ • With PLL enabled and $MF > 4$ 	T_H	— $0.49 \times ET_C \times PDF \times DF/MF$ $0.47 \times ET_C \times PDF \times DF/MF$	ET_C — —	— $0.51 \times ET_C \times PDF \times DF/MF$ $0.53 \times ET_C \times PDF \times DF/MF$
Internal clock low period <ul style="list-style-type: none"> • With PLL disabled • With PLL enabled and $MF \leq 4$ • With PLL enabled and $MF > 4$ 	T_L	— $0.49 \times ET_C \times PDF \times DF/MF$ $0.47 \times ET_C \times PDF \times DF/MF$	ET_C — —	— $0.51 \times ET_C \times PDF \times DF/MF$ $0.53 \times ET_C \times PDF \times DF/MF$
Internal clock cycle time with PLL enabled	T_C	—	$ET_C \times PDF \times DF/MF$	—
Internal clock cycle time with PLL disabled	T_C	—	$2 \times ET_C$	—
Instruction cycle time	I_{CYC}	—	T_C	—

¹ DF = Division Factor
 Ef = External frequency
 ET_C = External clock cycle
 MF = Multiplication Factor
 PDF = Predivision Factor
 T_C = internal clock cycle

² Refer to the *DSP56300 Family Manual* for a detailed discussion of the PLL.

3.7 External Clock Operation

The DSP56367 system clock is an externally supplied square wave voltage source connected to EXTAL (See Figure 3-1)



Note: The midpoint is $0.5(V_{IHC} + V_{ILC})$.

Figure 3-1 External Clock Timing

Table 3-5 Clock Operation

No.	Characteristics	Symbol	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 2 ns maximum.	E_f	2.0 ns	150.0
2	EXTAL input high ^{1, 2} • With PLL disabled (46.7%–53.3% duty cycle ³) • With PLL enabled (42.5%–57.5% duty cycle ³)	ET_H	3.11 ns 2.83 ns	∞ 157.0 μ s
3	EXTAL input low ^{1, 2} • With PLL disabled (46.7%–53.3% duty cycle ³) • With PLL enabled (42.5%–57.5% duty cycle ³)	ET_L	3.11 ns 2.83 ns	∞ 157.0 μ s
4	EXTAL cycle time ² • With PLL disabled • With PLL enabled	ET_C	6.7 ns 6.7 ns	∞ 273.1 μ s
7	Instruction cycle time = $I_{CYC} = T_C^4$ • With PLL disabled • With PLL enabled	I_{CYC}	13.33 ns 6.67 ns	∞ 8.53 μ s

¹ Measured at 50% of the input transition.

² The maximum value for PLL enabled is given for minimum V_{CO} and maximum MF.

³ The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.

⁴ The maximum value for PLL enabled is given for minimum V_{CO} and maximum DF.

3.8 Phase Lock Loop (PLL) Characteristics

Table 3-6 PLL Characteristics

Characteristics	Min	Max	Unit
V_{CO} frequency when PLL enabled ($MF \times E_f \times 2/PDF$)	30	300	MHz
PLL external capacitor (PCAP pin to V_{CCP}) (C_{PCAP}^1)			
• @ $MF \leq 4$	$(MF \times 580) - 100$	$(MF \times 780) - 140$	pF
• @ $MF > 4$	$MF \times 830$	$MF \times 1470$	pF

¹ C_{PCAP} is the value of the PLL capacitor (connected between the PCAP pin and V_{CCP}). The recommended value in pF for C_{PCAP} can be computed from one of the following equations:
 $(MF \times 680) - 120$, for $MF \leq 4$, or
 $MF \times 1100$, for $MF > 4$.

3.9 Reset, Stop, Mode Select, and Interrupt Timing

 Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing¹

No.	Characteristics	Expression	Min	Max	Unit
8	Delay from \overline{RESET} assertion to all pins at reset value ²	—	—	26.0	ns
9	Required \overline{RESET} duration ³ <ul style="list-style-type: none"> Power on, external clock generator, PLL disabled Power on, external clock generator, PLL enabled Power on, Internal oscillator During STOP, XTAL disabled During STOP, XTAL enabled During normal operation 	$50 \times ET_C$ $1000 \times ET_C$ $75000 \times ET_C$ $75000 \times ET_C$ $2.5 \times T_C$ $2.5 \times T_C$	333.4 6.7 500 500 16.7 16.7	— — — — — —	ns μ s μ s μ s ns ns
10	Delay from asynchronous \overline{RESET} deassertion to first external address output (internal reset deassertion) ⁴ <ul style="list-style-type: none"> Minimum Maximum 	$3.25 \times TC + 2.0$ $20.25 \times TC + 10$	23.7 —	— 145.0	ns ns
11	Syn reset setup time from RESET <ul style="list-style-type: none"> Maximum 	T_C	—	6.7	ns
12	Syn reset deassert delay time <ul style="list-style-type: none"> Minimum Maximum 	$3.25 \times T_C + 1.0$ $20.25 \times T_C + 5.0$	22.7 —	— 140.0	ns ns
13	Mode select setup time	—	30.0	—	ns
14	Mode select hold time	—	0.0	—	ns
15	Minimum edge-triggered interrupt request assertion width	—	4.4	—	ns

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing¹ (continued)

No.	Characteristics	Expression	Min	Max	Unit
16	Minimum edge-triggered interrupt request deassertion width	—	4.4	—	ns
17	Delay from \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , \overline{NMI} assertion to external memory access address out valid <ul style="list-style-type: none"> Caused by first interrupt instruction fetch Caused by first interrupt instruction execution 	$4.25 \times T_C + 2.0$	30.3	—	ns
		$7.25 \times T_C + 2.0$	50.3	—	ns
18	Delay from \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , \overline{NMI} assertion to general-purpose transfer output valid caused by first interrupt instruction execution	$10 \times T_C + 5.0$	71.7	—	ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ^{5, 6, 7}	$(WS + 3.75) \times T_C - 10.94$	—	Note 8	ns
20	Delay from \overline{RD} assertion to interrupt request deassertion for level sensitive fast interrupts ^{5, 6, 7}	$(WS + 3.25) \times T_C - 10.94$	—	Note 8	ns
21	Delay from \overline{WR} assertion to interrupt request deassertion for level sensitive fast interrupts ^{5, 6, 7} <ul style="list-style-type: none"> DRAM for all WS SRAM WS = 1 SRAM WS = 2, 3 SRAM WS \geq 4 	$(WS + 3.5) \times T_C - 10.94$	—	Note 8	ns
		N/A	—	Note 8	ns
		$1.75 \times T_C - 4.0$	—	Note 8	ns
		$2.75 \times T_C - 4.0$	—	Note 8	ns
22	Synchronous int setup time from IRQs NMI assertion to the CLKOUT trans.	$0.6 \times T_C - 0.1$	3.9	—	ns
23	Synch. int delay time from the CLKOUT trans ² to the first external address out valid caused by first inst fetch <ul style="list-style-type: none"> Minimum Maximum 	$9.25 \times T_C + 1.0$	62.7	—	ns
		$24.75 \times T_C + 5.0$	—	170.0	ns
24	Duration for \overline{IRQA} assertion to recover from Stop state	$0.6 \times T_C - 0.1$	3.9	—	ns
25	Delay from \overline{IRQA} assertion to fetch of first instruction (when exiting Stop) ^{8, 2} <ul style="list-style-type: none"> PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay) 	$PLC \times ET_C \times PDF + (128 K - PLC/2) \times T_C$	—	—	ms
		$PLC \times ET_C \times PDF + (23.75 \pm 0.5) \times T_C$	—	—	ms
		$(8.25 \pm 0.5) \times T_C$	51.7	58.3	ns

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing¹ (continued)

No.	Characteristics	Expression	Min	Max	Unit
26	Duration of level sensitive \overline{IRQA} assertion to ensure interrupt service (when exiting Stop) ^{8, 2}				
	<ul style="list-style-type: none"> PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0) 	$PLC \times ET_C \times PDF + (128 K - PLC/2) \times T_C$	—	—	ms
	<ul style="list-style-type: none"> PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) 	$PLC \times ET_C \times PDF + (20.5 \pm 0.5) \times T_C$	—	—	ms
	<ul style="list-style-type: none"> PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay) 	$5.5 \times T_C$	36.7	—	ns
27	Interrupt Requests Rate				
	<ul style="list-style-type: none"> HDI08, ESAI, ESAI_1, SHI, DAX, Timer 	$12T_C$	—	80.0	ns
	<ul style="list-style-type: none"> DMA 	$8T_C$	—	53.0	ns
	<ul style="list-style-type: none"> \overline{IRQ}, \overline{NMI} (edge trigger) 	$8T_C$	—	53.0	ns
	<ul style="list-style-type: none"> \overline{IRQ} (level trigger) 	$12T_C$	—	80.0	ns
28	DMA Requests Rate				
	<ul style="list-style-type: none"> Data read from HDI08, ESAI, ESAI_1, SHI, DAX 	$6T_C$	—	40.0	ns
	<ul style="list-style-type: none"> Data write to HDI08, ESAI, ESAI_1, SHI, DAX 	$7T_C$	—	46.7	ns
	<ul style="list-style-type: none"> Timer 	$2T_C$	—	13.3	ns
	<ul style="list-style-type: none"> \overline{IRQ}, \overline{NMI} (edge trigger) 	$3T_C$	—	20.0	ns
29	Delay from \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , \overline{NMI} assertion to external memory (DMA source) access address out valid	$4.25 \times T_C + 2.0$	30.3	—	ns

¹ $V_{CCQH} = 3.3 V \pm 5\%$; $V_{CC} = 1.8V \pm 5\%$; $T_J = -40^\circ C$ to $+95^\circ C$, $C_L = 50$ pF

² Periodically sampled and not 100% tested.

³ \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted, V_{CC} is valid, and the EXTAL input is active and valid. When the V_{CC} is valid, but the other “required \overline{RESET} duration” conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

⁴ If PLL does not lose lock.

⁵ When using fast interrupts and \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , and \overline{IRQD} are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.

⁶ WS = number of wait states (measured in clock cycles, number of T_C).

⁷ Use expression to compute maximum value.

⁸ This timing depends on several settings: For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by the PCTL Bit 17 and OMR Bit 6 settings. For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs: the stop delay counter completes count or PLL lock procedure completion. PLC value for PLL disable is 0. The maximum value for ETC is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 150 MHz it is $4096/150 \text{ MHz} = 27.3 \text{ ms}$). During the stabilization period, T_C , T_H , and T_L will not be constant, and their width may vary, so timing may vary as well.






Figure 3-2 Reset Timing




a) First Interrupt Instruction Execution




b) General Purpose I/O

Figure 3-3 External Fast Interrupt Timing




AA0463

Figure 3-4 External Interrupt Timing (Negative Edge-Triggered)



AA0465

Figure 3-5 Operating Mode Select Timing



AA0466

Figure 3-6 Recovery from Stop State Using $\overline{\text{IRQA}}$ Interrupt Service




Figure 3-7 Recovery from Stop State Using $\overline{\text{IRQA}}$ Interrupt Service




Figure 3-8 External Memory Access (DMA Source) Timing

3.10 External Memory Expansion Port (Port A)

3.10.1 SRAM Timing

Table 3-8 SRAM Read and Write Accesses

No.	Characteristics	Symbol	Expression ¹	150 MHz		Unit
				Min	Max	
100	Address valid and AA assertion pulse width	t_{RC}, t_{WC}	$(WS + 2) \times T_C - 4.0$ [$2 \leq WS \leq 7$]	22.7	—	ns
			$(WS + 3) \times T_C - 4.0$ [$WS \geq 8$]	69.3	—	ns
101	Address and AA valid to \overline{WR} assertion	t_{AS}	$0.75 \times T_C - 2.0$ [$2 \leq WS \leq 3$]	3.0	—	ns
			$1.25 \times T_C - 2.0$ [$WS \geq 4$]	6.3	—	ns
102	\overline{WR} assertion pulse width	t_{WP}	$WS \times T_C - 4.0$ [$2 \leq WS \leq 3$]	9.3	—	ns
			$(WS - 0.5) \times T_C - 4.0$ [$WS \geq 4$]	19.3	—	ns
103	\overline{WR} deassertion to address not valid	t_{WR}	$1.25 \times T_C - 4.0$ [$2 \leq WS \leq 7$]	4.3	—	ns
			$2.25 \times T_C - 4.0$ [$WS \geq 8$]	11.0	—	ns
104	Address and AA valid to input data valid	t_{AA}, t_{AC}	$(WS + 0.75) \times T_C - 5.0$ [$WS \geq 2$]	—	13.3	ns
105	\overline{RD} assertion to input data valid	t_{OE}	$(WS + 0.25) \times T_C - 5.0$ [$WS \geq 2$]	—	10.0	ns
106	\overline{RD} deassertion to data not valid (data hold time)	t_{OHZ}	—	0.0	—	ns
107	Address valid to \overline{WR} deassertion ²	t_{AW}	$(WS + 0.75) \times T_C - 4.0$ [$WS \geq 2$]	14.3	—	ns
108	Data valid to \overline{WR} deassertion (data setup time)	$t_{DS} (t_{DW})$	$(WS - 0.25) \times T_C - 3.0$ [$WS \geq 2$]	8.7	—	ns
109	Data hold time from \overline{WR} deassertion	t_{DH}	$1.25 \times T_C - 2.0$ [$2 \leq WS \leq 7$]	6.3	—	ns
			$2.25 \times T_C - 2.0$ [$WS \geq 8$]	13.0	—	ns

Table 3-8 SRAM Read and Write Accesses (continued)

No.	Characteristics	Symbol	Expression ¹	150 MHz		Unit
				Min	Max	
110	\overline{WR} assertion to data active	—	$0.25 \times T_C - 3.7$ [$2 \leq WS \leq 3$]	-2.0	—	ns
			$-0.25 \times T_C - 3.7$ [$WS \geq 4$]	-5.4	—	ns
111	\overline{WR} deassertion to data high impedance	—	$0.25 \times T_C + 0.2$ [$2 \leq WS \leq 3$]	—	1.9	ns
			$1.25 \times T_C + 0.2$ [$4 \leq WS \leq 7$]	—	8.5	ns
			$2.25 \times T_C + 0.2$ [$WS \geq 8$]	—	15.2	ns
112	Previous \overline{RD} deassertion to data active (write)	—	$1.25 \times T_C - 4.0$ [$2 \leq WS \leq 3$]	4.3	—	ns
			$2.25 \times T_C - 4.0$ [$4 \leq WS \leq 7$]	11.0	—	ns
			$3.25 \times T_C - 4.0$ [$WS \geq 8$]	17.7	—	ns
113	\overline{RD} deassertion time	—	$1.75 \times T_C - 4.0$ [$2 \leq WS \leq 7$]	7.7	—	ns
			$2.75 \times T_C - 4.0$ [$WS \geq 8$]	14.3	—	ns
114	\overline{WR} deassertion time	—	$2.0 \times T_C - 4.0$ [$2 \leq WS \leq 3$]	9.3	—	ns
			$2.5 \times T_C - 4.0$ [$4 \leq WS \leq 7$]	12.7	—	ns
			$3.5 \times T_C - 4.0$ [$WS \geq 8$]	19.3	—	ns
115	Address valid to \overline{RD} assertion	—	$0.5 \times T_C - 2.0$	1.3	—	ns
116	\overline{RD} assertion pulse width	—	$(WS + 0.25) \times T_C - 4.0$	11.0	—	ns
117	\overline{RD} deassertion to address not valid	—	$1.25 \times T_C - 2.0$ [$2 \leq WS \leq 7$]	6.3	—	ns
			$2.25 \times T_C - 2.0$ [$WS \geq 8$]	13.0	—	ns

Table 3-8 SRAM Read and Write Accesses (continued)

No.	Characteristics	Symbol	Expression ¹	150 MHz		Unit
				Min	Max	
118	\overline{TA} setup before \overline{RD} or \overline{WR} deassertion ³		$0.25 \times T_C + 2.0$	3.7	—	ns
119	\overline{TA} hold after \overline{RD} or \overline{WR} deassertion		—	0.0	—	ns

¹ WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For example, for a category of $[2 \leq WS \leq 7]$ timing is specified for 2 wait states.) Two wait states is the minimum otherwise.

² Timings 100, 107 are guaranteed by design, not tested.

³ In the case of \overline{TA} negation: timing 118 is relative to the deassertion edge of \overline{RD} or \overline{WR} were \overline{TA} to remain active.




Figure 3-9 SRAM Read Access




Figure 3-10 SRAM Write Access

3.10.2 DRAM Timing

The selection guides provided in [Figure 3-11](#) and [Figure 3-14](#) should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when using Page Mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (e.g., 95 MHz), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 3-11 DRAM Page Mode Wait States Selection Guide

Table 3-9 DRAM Page Mode Timings, Three Wait States^{1, 2, 3}

No.	Characteristics	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
131	Page mode cycle time for two consecutive accesses of the same direction	t_{PC}	$2 \times T_C$	20.0	—	ns
	Page mode cycle time for mixed (read and write) accesses		$1.25 \times T_C$	12.5	—	ns
132	\overline{CAS} assertion to data valid (read)	t_{CAC}	$2 \times T_C - 7.0$	—	13.0	ns
133	Column address valid to data valid (read)	t_{AA}	$3 \times T_C - 7.0$	—	23.0	ns
134	\overline{CAS} deassertion to data not valid (read hold time)	t_{OFF}	—	0.0	—	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t_{RSH}	$2.5 \times T_C - 4.0$	21.0	—	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t_{RHCP}	$4.5 \times T_C - 4.0$	41.0	—	ns
137	\overline{CAS} assertion pulse width	t_{CAS}	$2 \times T_C - 4.0$	16.0	—	ns
138	Last \overline{CAS} deassertion to \overline{RAS} assertion ⁵ <ul style="list-style-type: none"> • BRW[1:0] = 00, 01— not applicable • BRW[1:0] = 10 • BRW[1:0] = 11 	t_{CRP}	$4.75 \times T_C - 6.0$ $6.75 \times T_C - 6.0$	41.5	—	ns
				61.5	—	ns
139	\overline{CAS} deassertion pulse width	t_{CP}	$1.5 \times T_C - 4.0$	11.0	—	ns
140	Column address valid to \overline{CAS} assertion	t_{ASC}	$T_C - 4.0$	6.0	—	ns
141	\overline{CAS} assertion to column address not valid	t_{CAH}	$2.5 \times T_C - 4.0$	21.0	—	ns
142	Last column address valid to \overline{RAS} deassertion	t_{RAL}	$4 \times T_C - 4.0$	36.0	—	ns
143	\overline{WR} deassertion to \overline{CAS} assertion	t_{RCS}	$1.25 \times T_C - 4.0$	8.5	—	ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t_{RCH}	$0.75 \times T_C - 4.0$	3.5	—	ns
145	\overline{CAS} assertion to \overline{WR} deassertion	t_{WCH}	$2.25 \times T_C - 4.2$	18.3	—	ns
146	\overline{WR} assertion pulse width	t_{WP}	$3.5 \times T_C - 4.5$	30.5	—	ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t_{RWL}	$3.75 \times T_C - 4.3$	33.2	—	ns
148	\overline{WR} assertion to \overline{CAS} deassertion	t_{CWL}	$3.25 \times T_C - 4.3$	28.2	—	ns
149	Data valid to \overline{CAS} assertion (write)	t_{DS}	$0.5 \times T_C - 4.0$	1.0	—	ns
150	\overline{CAS} assertion to data not valid (write)	t_{DH}	$2.5 \times T_C - 4.0$	21.0	—	ns
151	\overline{WR} assertion to \overline{CAS} assertion	t_{WCS}	$1.25 \times T_C - 4.3$	8.2	—	ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t_{ROH}	$3.5 \times T_C - 4.0$	31.0	—	ns

Table 3-9 DRAM Page Mode Timings, Three Wait States (continued)^{1, 2, 3}

No.	Characteristics	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
153	\overline{RD} assertion to data valid	t_{GA}	$2.5 \times T_C - 7.0$	—	18.0	ns
154	\overline{RD} deassertion to data not valid ⁶	t_{GZ}	—	0.0	—	ns
155	\overline{WR} assertion to data active		$0.75 \times T_C - 0.3$	7.2	—	ns
156	\overline{WR} deassertion to data high impedance		$0.25 \times T_C$	—	2.5	ns

¹ The number of wait states for Page mode access is specified in the DCR.

² The refresh period is specified in the DCR.

³ The asynchronous delays specified in the expressions are valid for DSP56367.

⁴ All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $4 \times T_C$ for read-after-read or write-after-write sequences).

⁵ BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page-access.

⁶ \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

Table 3-10 DRAM Page Mode Timings, Four Wait States^{1, 2, 3}

No.	Characteristics	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
131	Page mode cycle time for two consecutive accesses of the same direction	t_{PC}	$5 \times T_C$	50.0	—	ns
	Page mode cycle time for mixed (read and write) accesses		$4.5 \times T_C$	45.0	—	ns
132	\overline{CAS} assertion to data valid (read)	t_{CAC}	$2.75 \times T_C - 5.7$	—	21.8	ns
133	Column address valid to data valid (read)	t_{AA}	$3.75 \times T_C - 5.7$	—	31.8	ns
134	\overline{CAS} deassertion to data not valid (read hold time)	t_{OFF}		0.0	—	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t_{RSH}	$3.5 \times T_C - 4.0$	31.0	—	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t_{RHCP}	$6 \times T_C - 4.0$	56.0	—	ns
137	\overline{CAS} assertion pulse width	t_{CAS}	$2.5 \times T_C - 4.0$	21.0	—	ns
138	Last \overline{CAS} deassertion to \overline{RAS} assertion ⁵ BRW[1-0] = 00, 01—Not applicable BRW[1-0] = 10 BRW[1-0] = 11	t_{CRP}	—	—	—	—
			$5.25 \times T_C - 6.0$	46.5	—	ns
			$7.25 \times T_C - 6.0$	66.5	—	ns
139	\overline{CAS} deassertion pulse width	t_{CP}	$2 \times T_C - 4.0$	16.0	—	ns
140	Column address valid to \overline{CAS} assertion	t_{ASC}	$T_C - 4.0$	6.0	—	ns

Table 3-10 DRAM Page Mode Timings, Four Wait States^{1, 2, 3} (continued)

No.	Characteristics	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
141	$\overline{\text{CAS}}$ assertion to column address not valid	t_{CAH}	$3.5 \times T_C - 4.0$	31.0	—	ns
142	Last column address valid to $\overline{\text{RAS}}$ deassertion	t_{RAL}	$5 \times T_C - 4.0$	46.0	—	ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t_{RCS}	$1.25 \times T_C - 4.0$	8.5	—	ns
144	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t_{RCH}	$1.25 \times T_C - 3.7$	8.8	—	ns
145	$\overline{\text{CAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t_{WCH}	$3.25 \times T_C - 4.2$	28.3	—	ns
146	$\overline{\text{WR}}$ assertion pulse width	t_{WP}	$4.5 \times T_C - 4.5$	40.5	—	ns
147	Last $\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{RWL}	$4.75 \times T_C - 4.3$	43.2	—	ns
148	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t_{CWL}	$3.75 \times T_C - 4.3$	33.2	—	ns
149	Data valid to $\overline{\text{CAS}}$ assertion (write)	t_{DS}	$0.5 \times T_C - 4.5$	0.5	—	ns
150	$\overline{\text{CAS}}$ assertion to data not valid (write)	t_{DH}	$3.5 \times T_C - 4.0$	31.0	—	ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t_{WCS}	$1.25 \times T_C - 4.3$	8.2	—	ns
152	Last $\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{ROH}	$4.5 \times T_C - 4.0$	41.0	—	ns
153	$\overline{\text{RD}}$ assertion to data valid	t_{GA}	$3.25 \times T_C - 5.7$	—	26.8	ns
154	$\overline{\text{RD}}$ deassertion to data not valid ⁶	t_{GZ}		0.0	—	ns
155	$\overline{\text{WR}}$ assertion to data active		$0.75 \times T_C - 1.5$	6.0	—	ns
156	$\overline{\text{WR}}$ deassertion to data high impedance		$0.25 \times T_C$	—	2.5	ns

¹ The number of wait states for Page mode access is specified in the DCR.

² The refresh period is specified in the DCR.

³ The asynchronous delays specified in the expressions are valid for DSP56367.

⁴ All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, t_{PC} equals $3 \times T_C$ for read-after-read or write-after-write sequences). An expressions is used to calculate the maximum or minimum value listed, as appropriate.

⁵ BRW[1–0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

⁶ $\overline{\text{RD}}$ deassertion always occurs after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .






Figure 3-12 DRAM Page Mode Write Accesses

External Memory Expansion Port (Port A)



AA0474

Figure 3-13 DRAM Page Mode Read Accesses



AA0475

Figure 3-14 DRAM Out-of-Page Wait States Selection Guide

Table 3-11 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2}

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	
157	Random read or write cycle time	t _{RC}	5 × T _C	250.0	—	166.7	—	ns
158	$\overline{\text{RAS}}$ assertion to data valid (read)	t _{RAC}	2.75 × T _C - 7.5	—	130.0	—	84.2	ns
159	$\overline{\text{CAS}}$ assertion to data valid (read)	t _{CAC}	1.25 × T _C - 7.5	—	55.0	—	34.2	ns
160	Column address valid to data valid (read)	t _{AA}	1.5 × T _C - 7.5	—	67.5	—	42.5	ns
161	$\overline{\text{CAS}}$ deassertion to data not valid (read hold time)	t _{OFF}		0.0	—	0.0	—	ns
162	$\overline{\text{RAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{RP}	1.75 × T _C - 4.0	83.5	—	54.3	—	ns
163	$\overline{\text{RAS}}$ assertion pulse width	t _{RAS}	3.25 × T _C - 4.0	158.5	—	104.3	—	ns
164	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RSH}	1.75 × T _C - 4.0	83.5	—	54.3	—	ns

Table 3-11 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2} (continued)

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	
165	$\overline{\text{RAS}}$ assertion to $\overline{\text{CAS}}$ deassertion	t_{CSH}	$2.75 \times T_C - 4.0$	133.5	—	87.7	—	ns
166	$\overline{\text{CAS}}$ assertion pulse width	t_{CAS}	$1.25 \times T_C - 4.0$	58.5	—	37.7	—	ns
167	$\overline{\text{RAS}}$ assertion to $\overline{\text{CAS}}$ assertion	t_{RCD}	$1.5 \times T_C \pm 2$	73.0	77.0	48.0	52.0	ns
168	$\overline{\text{RAS}}$ assertion to column address valid	t_{RAD}	$1.25 \times T_C \pm 2$	60.5	64.5	39.7	43.7	ns
169	$\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t_{CRP}	$2.25 \times T_C - 4.0$	108.5	—	71.0	—	ns
170	$\overline{\text{CAS}}$ deassertion pulse width	t_{CP}	$1.75 \times T_C - 4.0$	83.5	—	54.3	—	ns
171	Row address valid to $\overline{\text{RAS}}$ assertion	t_{ASR}	$1.75 \times T_C - 4.0$	83.5	—	54.3	—	ns
172	$\overline{\text{RAS}}$ assertion to row address not valid	t_{RAH}	$1.25 \times T_C - 4.0$	58.5	—	37.7	—	ns
173	Column address valid to $\overline{\text{CAS}}$ assertion	t_{ASC}	$0.25 \times T_C - 4.0$	8.5	—	4.3	—	ns
174	$\overline{\text{CAS}}$ assertion to column address not valid	t_{CAH}	$1.75 \times T_C - 4.0$	83.5	—	54.3	—	ns
175	$\overline{\text{RAS}}$ assertion to column address not valid	t_{AR}	$3.25 \times T_C - 4.0$	158.5	—	104.3	—	ns
176	Column address valid to $\overline{\text{RAS}}$ deassertion	t_{RAL}	$2 \times T_C - 4.0$	96.0	—	62.7	—	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t_{RCS}	$1.5 \times T_C - 3.8$	71.2	—	46.2	—	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t_{RCH}	$0.75 \times T_C - 3.7$	33.8	—	21.3	—	ns
179	$\overline{\text{RAS}}$ deassertion to $\overline{\text{WR}}$ assertion	t_{RRH}	$0.25 \times T_C - 3.7$	8.8	—	4.6	—	ns
180	$\overline{\text{CAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t_{WCH}	$1.5 \times T_C - 4.2$	70.8	—	45.8	—	ns
181	$\overline{\text{RAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t_{WCR}	$3 \times T_C - 4.2$	145.8	—	95.8	—	ns
182	$\overline{\text{WR}}$ assertion pulse width	t_{WP}	$4.5 \times T_C - 4.5$	220.5	—	145.5	—	ns
183	$\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{RWL}	$4.75 \times T_C - 4.3$	233.2	—	154.0	—	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t_{CWL}	$4.25 \times T_C - 4.3$	208.2	—	137.4	—	ns
185	Data valid to $\overline{\text{CAS}}$ assertion (write)	t_{DS}	$2.25 \times T_C - 4.0$	108.5	—	71.0	—	ns
186	$\overline{\text{CAS}}$ assertion to data not valid (write)	t_{DH}	$1.75 \times T_C - 4.0$	83.5	—	54.3	—	ns
187	$\overline{\text{RAS}}$ assertion to data not valid (write)	t_{DHR}	$3.25 \times T_C - 4.0$	158.5	—	104.3	—	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t_{WCS}	$3 \times T_C - 4.3$	145.7	—	95.7	—	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t_{CSR}	$0.5 \times T_C - 4.0$	21.0	—	12.7	—	ns
190	$\overline{\text{RAS}}$ deassertion to $\overline{\text{CAS}}$ assertion (refresh)	t_{RPC}	$1.25 \times T_C - 4.0$	58.5	—	37.7	—	ns

Table 3-11 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2} (continued)

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 MHz ⁴		Unit
				Min	Max	Min	Max	
191	\overline{RD} assertion to \overline{RAS} deassertion	t_{ROH}	$4.5 \times T_C - 4.0$	221.0	—	146.0	—	ns
192	\overline{RD} assertion to data valid	t_{GA}	$4 \times T_C - 7.5$	—	192.5	—	125.8	ns
193	\overline{RD} deassertion to data not valid ³	t_{GZ}		0.0	—	0.0	—	ns
194	\overline{WR} assertion to data active		$0.75 \times T_C - 0.3$	37.2	—	24.7	—	ns
195	\overline{WR} deassertion to data high impedance		$0.25 \times T_C$	—	12.5	—	8.3	ns

¹ The number of wait states for out of page access is specified in the DCR.

² The refresh period is specified in the DCR.

³ \overline{RD} deassertion will always occur after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

⁴ Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states (see [Figure 3-14](#)).

Table 3-12 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}

No.	Characteristics ³	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
157	Random read or write cycle time	t_{RC}	$12 \times T_C$	120.0	—	ns
158	\overline{RAS} assertion to data valid (read)	t_{RAC}	$6.25 \times T_C - 7.0$	—	55.5	ns
159	\overline{CAS} assertion to data valid (read)	t_{CAC}	$3.75 \times T_C - 7.0$	—	30.5	ns
160	Column address valid to data valid (read)	t_{AA}	$4.5 \times T_C - 7.0$	—	38.0	ns
161	\overline{CAS} deassertion to data not valid (read hold time)	t_{OFF}		0.0	—	ns
162	\overline{RAS} deassertion to \overline{RAS} assertion	t_{RP}	$4.25 \times T_C - 4.0$	38.5	—	ns
163	\overline{RAS} assertion pulse width	t_{RAS}	$7.75 \times T_C - 4.0$	73.5	—	ns
164	\overline{CAS} assertion to \overline{RAS} deassertion	t_{RSH}	$5.25 \times T_C - 4.0$	48.5	—	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t_{CSH}	$6.25 \times T_C - 4.0$	58.5	—	ns
166	\overline{CAS} assertion pulse width	t_{CAS}	$3.75 \times T_C - 4.0$	33.5	—	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t_{RCD}	$2.5 \times T_C \pm 4.0$	21.0	29.0	ns
168	\overline{RAS} assertion to column address valid	t_{RAD}	$1.75 \times T_C \pm 4.0$	13.5	21.5	ns
169	\overline{CAS} deassertion to \overline{RAS} assertion	t_{CRP}	$5.75 \times T_C - 4.0$	53.5	—	ns
170	\overline{CAS} deassertion pulse width	t_{CP}	$4.25 \times T_C - 4.0$	38.5	—	ns
171	Row address valid to \overline{RAS} assertion	t_{ASR}	$4.25 \times T_C - 4.0$	38.5	—	ns
172	\overline{RAS} assertion to row address not valid	t_{RAH}	$1.75 \times T_C - 4.0$	13.5	—	ns

Table 3-12 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2} (continued)

No.	Characteristics ³	Symbol	Expression ⁴	100 MHz		Unit
				Min	Max	
173	Column address valid to $\overline{\text{CAS}}$ assertion	t_{ASC}	$0.75 \times T_{\text{C}} - 4.0$	3.5	—	ns
174	$\overline{\text{CAS}}$ assertion to column address not valid	t_{CAH}	$5.25 \times T_{\text{C}} - 4.0$	48.5	—	ns
175	$\overline{\text{RAS}}$ assertion to column address not valid	t_{AR}	$7.75 \times T_{\text{C}} - 4.0$	73.5	—	ns
176	Column address valid to $\overline{\text{RAS}}$ deassertion	t_{RAL}	$6 \times T_{\text{C}} - 4.0$	56.0	—	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t_{RCS}	$3.0 \times T_{\text{C}} - 4.0$	26.0	—	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}$ ⁵ assertion	t_{RCH}	$1.75 \times T_{\text{C}} - 4.0$	13.5	—	ns
179	$\overline{\text{RAS}}$ deassertion to $\overline{\text{WR}}$ ⁵ assertion	t_{RRH}	$0.25 \times T_{\text{C}} - 2.0$	0.5	—	ns
180	$\overline{\text{CAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t_{WCH}	$5 \times T_{\text{C}} - 4.2$	45.8	—	ns
181	$\overline{\text{RAS}}$ assertion to $\overline{\text{WR}}$ deassertion	t_{WCR}	$7.5 \times T_{\text{C}} - 4.2$	70.8	—	ns
182	$\overline{\text{WR}}$ assertion pulse width	t_{WP}	$11.5 \times T_{\text{C}} - 4.5$	110.5	—	ns
183	$\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{RWL}	$11.75 \times T_{\text{C}} - 4.3$	113.2	—	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t_{CWL}	$10.25 \times T_{\text{C}} - 4.3$	103.2	—	ns
185	Data valid to $\overline{\text{CAS}}$ assertion (write)	t_{DS}	$5.75 \times T_{\text{C}} - 4.0$	53.5	—	ns
186	$\overline{\text{CAS}}$ assertion to data not valid (write)	t_{DH}	$5.25 \times T_{\text{C}} - 4.0$	48.5	—	ns
187	$\overline{\text{RAS}}$ assertion to data not valid (write)	t_{DHR}	$7.75 \times T_{\text{C}} - 4.0$	73.5	—	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t_{WCS}	$6.5 \times T_{\text{C}} - 4.3$	60.7	—	ns
189	$\overline{\text{CAS}}$ assertion to $\overline{\text{RAS}}$ assertion (refresh)	t_{CSR}	$1.5 \times T_{\text{C}} - 4.0$	11.0	—	ns
190	$\overline{\text{RAS}}$ deassertion to $\overline{\text{CAS}}$ assertion (refresh)	t_{RPC}	$2.75 \times T_{\text{C}} - 4.0$	23.5	—	ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t_{ROH}	$11.5 \times T_{\text{C}} - 4.0$	111.0	—	ns
192	$\overline{\text{RD}}$ assertion to data valid	t_{GA}	$10 \times T_{\text{C}} - 7.0$	—	93.0	ns
193	$\overline{\text{RD}}$ deassertion to data not valid ³	t_{GZ}		0.0	—	ns
194	$\overline{\text{WR}}$ assertion to data active		$0.75 \times T_{\text{C}} - 0.3$	7.2	—	ns
195	$\overline{\text{WR}}$ deassertion to data high impedance		$0.25 \times T_{\text{C}}$	—	2.5	ns

¹ The number of wait states for out-of-page access is specified in the DCR.

² The refresh period is specified in the DCR.

³ $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .

⁴ The asynchronous delays specified in the expressions are valid for DSP56367.

⁵ Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

Table 3-13 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}

No.	Characteristics	Symbol	Expression ³	100 MHz		Unit
				Min	Max	
157	Random read or write cycle time	t_{RC}	$16 \times T_C$	160.0	—	ns
158	\overline{RAS} assertion to data valid (read)	t_{RAC}	$8.25 \times T_C - 5.7$	—	76.8	ns
159	\overline{CAS} assertion to data valid (read)	t_{CAC}	$4.75 \times T_C - 5.7$	—	41.8	ns
160	Column address valid to data valid (read)	t_{AA}	$5.5 \times T_C - 5.7$	—	49.3	ns
161	\overline{CAS} deassertion to data not valid (read hold time)	t_{OFF}	0.0	0.0	—	ns
162	\overline{RAS} deassertion to \overline{RAS} assertion	t_{RP}	$6.25 \times T_C - 4.0$	58.5	—	ns
163	\overline{RAS} assertion pulse width	t_{RAS}	$9.75 \times T_C - 4.0$	93.5	—	ns
164	\overline{CAS} assertion to \overline{RAS} deassertion	t_{RSH}	$6.25 \times T_C - 4.0$	58.5	—	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t_{CSH}	$8.25 \times T_C - 4.0$	78.5	—	ns
166	\overline{CAS} assertion pulse width	t_{CAS}	$4.75 \times T_C - 4.0$	43.5	—	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t_{RCD}	$3.5 \times T_C \pm 2$	33.0	37.0	ns
168	\overline{RAS} assertion to column address valid	t_{RAD}	$2.75 \times T_C \pm 2$	25.5	29.5	ns
169	\overline{CAS} deassertion to \overline{RAS} assertion	t_{CRP}	$7.75 \times T_C - 4.0$	73.5	—	ns
170	\overline{CAS} deassertion pulse width	t_{CP}	$6.25 \times T_C - 6.0$	56.5	—	ns
171	Row address valid to \overline{RAS} assertion	t_{ASR}	$6.25 \times T_C - 4.0$	58.5	—	ns
172	\overline{RAS} assertion to row address not valid	t_{RAH}	$2.75 \times T_C - 4.0$	23.5	—	ns
173	Column address valid to \overline{CAS} assertion	t_{ASC}	$0.75 \times T_C - 4.0$	3.5	—	ns
174	\overline{CAS} assertion to column address not valid	t_{CAH}	$6.25 \times T_C - 4.0$	58.5	—	ns
175	\overline{RAS} assertion to column address not valid	t_{AR}	$9.75 \times T_C - 4.0$	93.5	—	ns
176	Column address valid to \overline{RAS} deassertion	t_{RAL}	$7 \times T_C - 4.0$	66.0	—	ns
177	\overline{WR} deassertion to \overline{CAS} assertion	t_{RCS}	$5 \times T_C - 3.8$	46.2	—	ns
178	\overline{CAS} deassertion to \overline{WR}^4 assertion	t_{RCH}	$1.75 \times T_C - 3.7$	13.8	—	ns
179	\overline{RAS} deassertion to \overline{WR}^4 assertion	t_{RRH}	$0.25 \times T_C - 2.0$	0.5	—	ns
180	\overline{CAS} assertion to \overline{WR} deassertion	t_{WCH}	$6 \times T_C - 4.2$	55.8	—	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t_{WCR}	$9.5 \times T_C - 4.2$	90.8	—	ns
182	\overline{WR} assertion pulse width	t_{WP}	$15.5 \times T_C - 4.5$	150.5	—	ns

Table 3-13 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2} (continued)

No.	Characteristics	Symbol	Expression ³	100 MHz		Unit
				Min	Max	
183	\overline{WR} assertion to \overline{RAS} deassertion	t_{RWL}	$15.75 \times T_C - 4.3$	153.2	—	ns
184	\overline{WR} assertion to \overline{CAS} deassertion	t_{CWL}	$14.25 \times T_C - 4.3$	138.2	—	ns
185	Data valid to \overline{CAS} assertion (write)	t_{DS}	$8.75 \times T_C - 4.0$	83.5	—	ns
186	\overline{CAS} assertion to data not valid (write)	t_{DH}	$6.25 \times T_C - 4.0$	58.5	—	ns
187	\overline{RAS} assertion to data not valid (write)	t_{DHR}	$9.75 \times T_C - 4.0$	93.5	—	ns
188	\overline{WR} assertion to \overline{CAS} assertion	t_{WCS}	$9.5 \times T_C - 4.3$	90.7	—	ns
189	\overline{CAS} assertion to \overline{RAS} assertion (refresh)	t_{CSR}	$1.5 \times T_C - 4.0$	11.0	—	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t_{RPC}	$4.75 \times T_C - 4.0$	43.5	—	ns
191	\overline{RD} assertion to \overline{RAS} deassertion	t_{ROH}	$15.5 \times T_C - 4.0$	151.0	—	ns
192	\overline{RD} assertion to data valid	t_{GA}	$14 \times T_C - 5.7$	—	134.3	ns
193	\overline{RD} deassertion to data not valid ⁵	t_{GZ}		0.0	—	ns
194	\overline{WR} assertion to data active		$0.75 \times T_C - 1.5$	6.0	—	ns
195	\overline{WR} deassertion to data high impedance		$0.25 \times T_C$	—	2.5	ns

¹ The number of wait states for an out-of-page access is specified in the DCR.

² The refresh period is specified in the DCR.

³ An expression is used to compute the maximum or minimum value listed (or both if the expression includes \pm).

⁴ Either t_{RCH} or t_{RRH} must be satisfied for read cycles.

⁵ \overline{RD} deassertion always occurs after \overline{CAS} deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ} .




Figure 3-15 DRAM Out-of-Page Read Access




Figure 3-16 DRAM Out-of-Page Write Access




Figure 3-17 DRAM Refresh Access

3.10.3 Arbitration Timings

Table 3-14 Asynchronous Bus Arbitration Timing

No.	Characteristics	Expression	150 MHz		Unit
			Min	Max	
250	$\overline{\text{BB}}$ assertion window from $\overline{\text{BG}}$ input negation.	$2.5 \cdot T_c + 5$	—	21.7	ns
251	Delay from $\overline{\text{BB}}$ assertion to $\overline{\text{BG}}$ assertion	$2 \cdot T_c + 5$	18.3	—	ns

Notes: Bit 13 in the OMR register must be set to enter Asynchronous Arbitration mode

If Asynchronous Arbitration mode is active, none of the timings in Figure 3-14 is required.

In order to guarantee timings 250, and 251, it is recommended to assert $\overline{\text{BG}}$ inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 3-18.




Figure 3-18 Asynchronous Bus Arbitration Timing




Figure 3-19 Asynchronous Bus Arbitration Timing

Background explanation for Asynchronous Bus Arbitration:

The asynchronous bus arbitration is enabled by internal synchronization circuits on \overline{BG} and \overline{BB} inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a 56300 part may assume mastership and assert \overline{BB} for some time after \overline{BG} is negated. This is the reason for timing 250.

Once \overline{BB} is asserted, there is a synchronization delay from \overline{BB} assertion to the time this assertion is exposed to other 56300 components which are potential masters on the same bus. If \overline{BG} input is asserted before that time, a situation of \overline{BG} asserted, and \overline{BB} negated, may cause another 56300 component to assume mastership at the same time. Therefore some non-overlap period between one \overline{BG} input active to another \overline{BG} input active is required. Timing 251 ensures that such a situation is avoided.

3.11 Parallel Host Interface (HDI08) Timing

 Table 3-15 Host Interface (HDI08) Timing^{1, 2}

No.	Characteristics ³	Expression	150 MHz		Unit
			Min	Max	
317	Read data strobe assertion width ⁴ $\overline{\text{HACK}}$ read assertion width	$T_C + 9.9$	16.7	—	ns
318	Read data strobe deassertion width ⁴ $\overline{\text{HACK}}$ read deassertion width	—	9.9	—	ns
319	Read data strobe deassertion width ⁴ after “Last Data Register” reads ^{5, 6} , or between two consecutive CVR, ICR, or ISR reads ⁷ $\overline{\text{HACK}}$ deassertion width after “Last Data Register” reads ^{5, 6}	$2.5 \times T_C + 6.6$	23.3	—	ns
320	Write data strobe assertion width ⁸ $\overline{\text{HACK}}$ write assertion width	—	13.2	—	ns
321	Write data strobe deassertion width ⁸ $\overline{\text{HACK}}$ write deassertion width <ul style="list-style-type: none"> • after ICR, CVR and “Last Data Register” writes⁵ • after IVR writes, or • after TXH:TXM writes (with HBE=0), or • after TXL:TXM writes (with HBE=1) 	$2.5 \times T_C + 6.6$	23.3 16.5	—	ns
322	$\overline{\text{HAS}}$ assertion width	—	9.9	—	ns
323	$\overline{\text{HAS}}$ deassertion to data strobe assertion ⁹	—	0.0	—	ns
324	Host data input setup time before write data strobe deassertion ⁸ Host data input setup time before $\overline{\text{HACK}}$ write deassertion	—	9.9	—	ns
325	Host data input hold time after write data strobe deassertion ⁸ Host data input hold time after $\overline{\text{HACK}}$ write deassertion	—	3.3	—	ns
326	Read data strobe assertion to output data active from high impedance ⁴ $\overline{\text{HACK}}$ read assertion to output data active from high impedance	—	3.3	—	ns
327	Read data strobe assertion to output data valid ⁴ $\overline{\text{HACK}}$ read assertion to output data valid	—	—	24.2	ns
328	Read data strobe deassertion to output data high impedance ⁴ $\overline{\text{HACK}}$ read deassertion to output data high impedance	—	—	9.9	ns
329	Output data hold time after read data strobe deassertion ⁴ Output data hold time after $\overline{\text{HACK}}$ read deassertion	—	3.3	—	ns

Table 3-15 Host Interface (HDI08) Timing^{1, 2} (continued)

No.	Characteristics ³	Expression	150 MHz		Unit
			Min	Max	
330	\overline{HCS} assertion to read data strobe deassertion ⁴	$T_C + 9.9$	16.7	—	ns
331	\overline{HCS} assertion to write data strobe deassertion ⁸	—	9.9	—	ns
332	\overline{HCS} assertion to output data valid	—	—	19.1	ns
333	\overline{HCS} hold time after data strobe deassertion ⁹	—	0.0	—	ns
334	Address (AD7–AD0) setup time before \overline{HAS} deassertion (HMUX=1)	—	4.7	—	ns
335	Address (AD7–AD0) hold time after \overline{HAS} deassertion (HMUX=1)	—	3.3	—	ns
336	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/\overline{W} setup time before data strobe assertion ⁹ • Read • Write	—	0	—	ns
			4.7	—	
337	A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/\overline{W} hold time after data strobe deassertion ⁹	—	3.3	—	ns
338	Delay from read data strobe deassertion to host request assertion for “Last Data Register” read ^{4, 5, 10}	T_C	6.7	—	ns
339	Delay from write data strobe deassertion to host request assertion for “Last Data Register” write ^{5, 8, 10}	$2 \times T_C$	13.4	—	ns
340	Delay from data strobe assertion to host request deassertion for “Last Data Register” read or write (HROD = 0) ^{5, 9, 10}	—	—	19.1	ns
341	Delay from data strobe assertion to host request deassertion for “Last Data Register” read or write (HROD = 1, open drain Host Request) ^{5, 9, 10, 11}	—	—	300.0	ns
342	Delay from DMA \overline{HACK} deassertion to HOREQ assertion • For “Last Data Register” read ⁵ • For “Last Data Register” write ⁵ • For other cases	$2 \times T_C + 19.1$	32.5	—	ns
			29.2	—	
			0.0	—	
343	Delay from DMA \overline{HACK} assertion to HOREQ deassertion • HROD = 0 ⁵	—	—	20.2	ns
344	Delay from DMA \overline{HACK} assertion to HOREQ deassertion for “Last Data Register” read or write • HROD = 1, open drain Host Request ^{5, 11}	—	—	300.0	ns

- ¹ See Host Port Usage Considerations in the DSP56367 User's Manual.
- ² In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
- ³ $V_{CC} = 1.8\text{ V} \pm 5\%$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50\text{ pF}$
- ⁴ The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode.
- ⁵ The "last data register" is the register at address \$7, which is the last location to be read or written in data transfers.
- ⁶ This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HOREQ signal.
- ⁷ This timing is applicable only if two consecutive reads from one of these registers are executed.
- ⁸ The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.
- ⁹ The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the single data strobe mode.
- ¹⁰ The host request is HOREQ in the single host request mode and HRRQ and HTRQ in the double host request mode.
- ¹¹ In this calculation, the host request signal is pulled up by a 4.7 k Ω resistor in the open-drain mode.






Figure 3-20 Host Interrupt Vector Register (IVR) Read Timing Diagram

Parallel Host Interface (HDI08) Timing



AA0484


Figure 3-21 Read Timing Diagram, Non-Multiplexed Bus



AA0485

Figure 3-22 Write Timing Diagram, Non-Multiplexed Bus

Parallel Host Interface (HDI08) Timing



AA0486

Figure 3-23 Read Timing Diagram, Multiplexed Bus




Figure 3-24 Write Timing Diagram, Multiplexed Bus




Figure 3-25 Host DMA Write Timing Diagram




Figure 3-26 Host DMA Read Timing Diagram

3.12 Serial Host Interface SPI Protocol Timing

Table 3-16 Serial Host Interface SPI Protocol Timing

No.	Characteristics ¹	Mode	Filter Mode	Expression ²	Min	Max	Unit
140	Tolerable spike width on clock or data in	—	Bypassed	—	—	0	ns
			Narrow	—	—	50	ns
			Wide	—	—	100	ns
141	Minimum serial clock cycle = $t_{SPICC}(\min)$	Master	Bypassed	$6 \times T_C + 46$	86.2	—	ns
			Narrow	$6 \times T_C + 152$	192.2	—	ns
			Wide	$6 \times T_C + 223$	263.2	—	ns
142	Serial clock high period	Master	Bypassed	$0.5 \times t_{SPICC} - 10$	38	—	ns
			Narrow	$0.5 \times t_{SPICC} - 10$	91	—	ns
			Wide	$0.5 \times t_{SPICC} - 10$	126.5	—	ns
		Slave	Bypassed	$2.5 \times T_C + 12$	28.8	—	ns
			Narrow	$2.5 \times T_C + 102$	118.8	—	ns
			Wide	$2.5 \times T_C + 189$	205.8	—	ns

Table 3-16 Serial Host Interface SPI Protocol Timing (continued)

No.	Characteristics ¹	Mode	Filter Mode	Expression ²	Min	Max	Unit
143	Serial clock low period	Master	Bypassed	$0.5 \times t_{SPICC} - 10$	38	—	ns
			Narrow	$0.5 \times t_{SPICC} - 10$	91	—	ns
			Wide	$0.5 \times t_{SPICC} - 10$	126.5	—	ns
		Slave	Bypassed	$2.5 \times T_C + 12$	28.8	—	ns
			Narrow	$2.5 \times T_C + 102$	118.8	—	ns
			Wide	$2.5 \times T_C + 189$	205.8	—	ns
144	Serial clock rise/fall time	Master	—	—	—	10	ns
		Slave	—	—	—	2000	ns
146	\overline{SS} assertion to first SCK edge CPHA = 0	Slave	Bypassed	$3.5 \times T_C + 15$	38.5	—	ns
			Narrow	0	0	—	ns
			Wide	0	0	—	ns
	CPHA = 1	Slave	Bypassed	10	10	—	ns
			Narrow	0	0	—	ns
			Wide	0	0	—	ns
147	Last SCK edge to \overline{SS} not asserted	Slave	Bypassed	12	12	—	ns
			Narrow	102	102	—	ns
			Wide	189	189	—	ns
148	Data input valid to SCK edge (data input set-up time)	Master/Slave	Bypassed	0	0	—	ns
			Narrow	$\text{MAX}\{(20 - T_C), 0\}$	13.3	—	ns
			Wide	$\text{MAX}\{(40 - T_C), 0\}$	33.3	—	ns
149	SCK last sampling edge to data input not valid	Master/Slave	Bypassed	$2.5 \times T_C + 10$	26.8	—	ns
			Narrow	$2.5 \times T_C + 30$	46.8	—	ns
			Wide	$2.5 \times T_C + 50$	66.8	—	ns
150	\overline{SS} assertion to data out active	Slave	—	2	2	—	ns
151	\overline{SS} deassertion to data high impedance ³	Slave	—	9	—	9	ns


Table 3-16 Serial Host Interface SPI Protocol Timing (continued)

No.	Characteristics ¹	Mode	Filter Mode	Expression ²	Min	Max	Unit
152	SCK edge to data out valid (data out delay time)	Master/Slave	Bypassed	$2 \times T_C + 33$	—	46.4	ns
			Narrow	$2 \times T_C + 123$	—	136.4	ns
			Wide	$2 \times T_C + 210$	—	223.4	ns
153	SCK edge to data out not valid (data out hold time)	Master/Slave	Bypassed	$T_C + 5$	11.7	—	ns
			Narrow	$T_C + 55$	61.7	—	ns
			Wide	$T_C + 106$	112.7	—	ns
154	\overline{SS} assertion to data out valid (CPHA = 0)	Slave	—	$T_C + 33$	—	39.7	ns
157	First SCK sampling edge to \overline{HREQ} output deassertion	Slave	Bypassed	$2.5 \times T_C + 30$	—	46.8	ns
			Narrow	$2.5 \times T_C + 120$	—	136.8	ns
			Wide	$2.5 \times T_C + 217$	—	233.8	ns
158	Last SCK sampling edge to \overline{HREQ} output not deasserted (CPHA = 1)	Slave	Bypassed	$2.5 \times T_C + 30$	46.8	—	ns
			Narrow	$2.5 \times T_C + 80$	96.8	—	ns
			Wide	$2.5 \times T_C + 136$	152.8	—	ns
159	\overline{SS} deassertion to \overline{HREQ} output not deasserted (CPHA = 0)	Slave	—	$2.5 \times T_C + 30$	46.8	—	ns
160	\overline{SS} deassertion pulse width (CPHA = 0)	Slave	—	$T_C + 6$	12.7	—	ns
161	\overline{HREQ} in assertion to first SCK edge	Master	Bypassed	$0.5 \times t_{SPICC} + 2.5 \times T_C + 43$	97.8	—	ns
			Narrow	$0.5 \times t_{SPICC} + 2.5 \times T_C + 43$	160.8	—	ns
			Wide	$0.5 \times t_{SPICC} + 2.5 \times T_C + 43$	196.8	—	ns
162	\overline{HREQ} in deassertion to last SCK sampling edge (\overline{HREQ} in set-up time) (CPHA = 1)	Master	—	0	0	—	ns
163	First SCK edge to \overline{HREQ} in not asserted (\overline{HREQ} in hold time)	Master	—	0	0	—	ns

¹ $V_{CC} = 1.8 \text{ V} \pm 5\%$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50 \text{ pF}$


² The timing values calculated are based on simulation data at 150MHz. Tester restrictions limit SHI testing to lower clock frequencies.

³ Periodically sampled, not 100% tested




AA0271

Figure 3-27 SPI Master Timing (CPHA = 0)




AA0272

Figure 3-28 SPI Master Timing (CPHA = 1)



AA0273

Figure 3-29 SPI Slave Timing (CPHA = 0)



AA0274

Figure 3-30 SPI Slave Timing (CPHA = 1)

3.13 Serial Host Interface (SHI) I²C Protocol Timing

 Table 3-17 SHI I²C Protocol Timing

Standard I ² C*							
No.	Characteristics ^{1,2,3}	Symbol/ Expression	Standard ^{4,5}		Fast-Mode ^{5,6}		Unit
			Min	Max	Min	Max	
	Tolerable spike width on SCL or SDA	—					
	• Filters bypassed		—	0	—	0	ns
	• Narrow filters enabled		—	50	—	50	ns
	• Wide filters enabled		—	100	—	100	ns
171	SCL clock frequency	F _{SCL}	—	100	—	400	kHz
171	SCL clock cycle	T _{SCL}	10	—	2.5	—	μs
172	Bus free time	T _{BUF}	4.7	—	1.3	—	μs
173	Start condition set-up time	T _{SU;STA}	4.7	—	0.6	—	μs
174	Start condition hold time	T _{HD;STA}	4.0	—	0.6	—	μs
175	SCL low period	T _{LOW}	4.7	—	1.3	—	μs
176	SCL high period	T _{HIGH}	4.0	—	1.3	—	μs
177	SCL and SDA rise time	T _R	—	1000	20 + 0.1 × C _b	300	ns
178	SCL and SDA fall time	T _F	—	300	20 + 0.1 × C _b	300	ns
179	Data set-up time	T _{SU;DAT}	250	—	100	—	ns
180	Data hold time	T _{HD;DAT}	0.0	—	0.0	0.9	μs
181	DSP clock frequency	F _{DSP}					
	• Filters bypassed		10.6	—	28.5	—	MHz
	• Narrow filters enabled		11.8	—	39.7	—	MHz
	• Wide filters enabled		13.1	—	61.0	—	MHz
182	SCL low to data out valid	T _{VD;DAT}	—	3.4	—	0.9	μs
183	Stop condition setup time	T _{SU;STO}	4.0	—	0.6	—	μs
184	$\overline{\text{HREQ}}$ in deassertion to last SCL edge ($\overline{\text{HREQ}}$ in set-up time)	t _{SU;RQI}	0.0	—	0.0	—	ns

Table 3-17 SHI I²C Protocol Timing (continued)

Standard I ² C*							
No.	Characteristics ^{1,2,3}	Symbol/ Expression	Standard ^{4,5}		Fast-Mode ^{5,6}		Unit
			Min	Max	Min	Max	
186	First SCL sampling edge to $\overline{\text{HREQ}}$ output deassertion ² <ul style="list-style-type: none"> Filters bypassed Narrow filters enabled Wide filters enabled 	$T_{\text{NG};\text{RQO}}$					
		$2 \times T_C + 30$	—	50	—	50	ns
		$2 \times T_C + 120$	—	140	—	140	ns
187	Last SCL edge to HREQ output not deasserted ² <ul style="list-style-type: none"> Filters bypassed Narrow filters enabled Wide filter enabled 	$T_{\text{AS};\text{RQO}}$					
		$2 \times T_C + 30$	50	—	50	—	ns
		$2 \times T_C + 80$	100	—	100	—	ns
188	HREQ in assertion to first SCL edge <ul style="list-style-type: none"> Filters bypassed Narrow filters enabled Wide filters enabled 	$T_{\text{AS};\text{RQI}}$					
		$0.5 \times T_{\text{I}^2\text{CCP}} - 0.5 \times T_C - 21$	4327	—	927	—	ns
			4282	—	882	—	ns
187	First SCL edge to $\overline{\text{HREQ}}$ in not asserted ($\overline{\text{HREQ}}$ in hold time.)	$t_{\text{HO};\text{RQI}}$	0.0	—	0.0	—	ns

¹ $V_{\text{CC}} = 1.8 \text{ V} \pm 5\%$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50 \text{ pF}$

² Pull-up resistor: $R_P(\text{min}) = 1.5 \text{ k}\Omega$

³ Capacitive load: $C_b(\text{max}) = 400 \text{ pF}$

⁴ It is recommended to enable the wide filters when operating in the I²C Standard Mode.

⁵ The timing values are derived from frequencies not exceeding 100 MHz.

⁶ It is recommended to enable the narrow filters when operating in the I²C Fast Mode.

3.13.1 Programming the Serial Clock

The programmed serial clock cycle, $T_{\text{I}^2\text{CCP}}$, is specified by the value of the HDM[7:0] and HRS bits of the HCKR (SHI clock control register).

The expression for $T_{\text{I}^2\text{CCP}}$ is

$$T_{\text{I}^2\text{CCP}} = [T_C \times 2 \times (\text{HDM}[7:0] + 1) \times (7 \times (1 - \text{HRS}) + 1)]$$

where

- HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.
- HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256 ($\text{HDM}[7:0] = \$00$ to $\$FF$) may be selected.

In I²C mode, the user may select a value for the programmed serial clock cycle from

$$6 \times TC \quad (\text{if HDM}[7:0] = \$02 \text{ and HRS} = 1)$$

to

$$4096 \times TC \quad (\text{if HDM}[7:0] = \$FF \text{ and HRS} = 0)$$

The programmed serial clock cycle (T_{I^2CCP}), SCL rise time (T_R), and the filters selected should be chosen in order to achieve the desired SCL serial clock cycle (T_{SCL}), as shown in Table 3-18.

Table 3-18 SCL Serial Clock Cycle (T_{SCL}) Generated as Master

Filters bypassed	$T_{I^2CCP} + 2.5 \times T_C + 45\text{ns} + T_R$
Narrow filters enabled	$T_{I^2CCP} + 2.5 \times T_C + 135\text{ns} + T_R$
Wide filters enabled	$T_{I^2CCP} + 2.5 \times T_C + 223\text{ns} + T_R$

EXAMPLE:

For DSP clock frequency of 100 MHz (i.e. $T_C = 10\text{ns}$), operating in a standard mode I²C environment ($F_{SCL} = 100 \text{ kHz}$ (i.e. $T_{SCL} = 10\mu\text{s}$), $T_R = 1000\text{ns}$), with wide filters enabled:

$$T_{I^2CCP} = 10\mu\text{s} - 2.5 \times 10\text{ns} - 223\text{ns} - 1000\text{ns} = 8752 \text{ ns}$$

Choosing HRS = 0 gives

$$\text{HDM}[7:0] = 8752\text{ns} / (2 \times 10\text{ns} \times 8) - 1 = 53.7$$


Thus the HDM[7:0] value should be programmed to \$36 (=54).

The resulting T_{I^2CCP} will be:

$$T_{I^2CCP} = [T_C \times 2 \times (\text{HDM}[7:0] + 1) \times (7 \times (1 - 0) + 1)]$$

$$T_{I^2CCP} = [10\text{ns} \times 2 \times (54 + 1) \times (7 \times (1 - 0) + 1)]$$

$$T_{I^2CCP} = [10\text{ns} \times 2 \times 54 \times 8] = 8640 \text{ ns}$$



AA0275

Figure 3-31 I²C Timing

3.14 Enhanced Serial Audio Interface Timing

Table 3-19 Enhanced Serial Audio Interface Timing^{1, 2}

No.	Characteristics ^{3, 4, 5}	Symbol	Expression ⁵	Min	Max	Condition ⁶	Unit
430	Clock cycle ⁷	t_{SSICC}	$4 \times T_C$ $3 \times T_C$ $TXC:\max[3 \times t_c; t_{454}]$	26.8 20.1 26.5	— — —	i ck x ck x ck	ns
431	Clock high period For internal clock For external clock	—	$2 \times T_C - 10.0$ $1.5 \times T_C$	3.4 10.0	— —		ns
432	Clock low period For internal clock For external clock	—	$2 \times T_C - 10.0$ $1.5 \times T_C$	3.4 10.0	— —		ns
433	RXC rising edge to FSR out (bl) high	—	—	— —	37.0 22.0	x ck i ck a	ns
434	RXC rising edge to FSR out (bl) low	—	—	— —	37.0 22.0	x ck i ck a	ns
435	RXC rising edge to FSR out (wr) high ⁸	—	—	— —	39.0 24.0	x ck i ck a	ns
436	RXC rising edge to FSR out (wr) low ⁸	—	—	— —	39.0 24.0	x ck i ck a	ns

Table 3-19 Enhanced Serial Audio Interface Timing^{1, 2} (continued)

No.	Characteristics ^{3, 4, 5}	Symbol	Expression ⁵	Min	Max	Condition ⁶	Unit
437	RXC rising edge to FSR out (wl) high	—	—	— —	36.0 21.0	x ck i ck a	ns
438	RXC rising edge to FSR out (wl) low	—	—	— —	37.0 22.0	x ck i ck a	ns
439	Data in setup time before RXC (SCK in synchronous mode) falling edge	—	—	0.0 19.0	— —	x ck i ck	ns
440	Data in hold time after RXC falling edge	—	—	5.0 3.0	— —	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ⁸	—	—	23.0 1.0	— —	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge	—	—	23.0 1.0	— —	x ck i ck a	ns
443	FSR input hold time after RXC falling edge	—	—	3.0 0.0	— —	x ck i ck a	ns
444	Flags input setup before RXC falling edge	—	—	0.0 19.0	— —	x ck i ck s	ns
445	Flags input hold time after RXC falling edge	—	—	6.0 0.0	— —	x ck i ck s	ns
446	TXC rising edge to FST out (bl) high	—	—	— —	29.0 15.0	x ck i ck	ns
447	TXC rising edge to FST out (bl) low	—	—	— —	31.0 17.0	x ck i ck	ns
448	TXC rising edge to FST out (wr) high ⁸	—	—	— —	31.0 17.0	x ck i ck	ns
449	TXC rising edge to FST out (wr) low ⁸	—	—	— —	33.0 19.0	x ck i ck	ns
450	TXC rising edge to FST out (wl) high	—	—	— —	30.0 16.0	x ck i ck	ns
451	TXC rising edge to FST out (wl) low	—	—	— —	31.0 17.0	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance	—	—	— —	31.0 17.0	x ck i ck	ns
453	TXC rising edge to transmitter #0 drive enable assertion	—	—	— —	34.0 20.0	x ck i ck	ns

Enhanced Serial Audio Interface Timing

Table 3-19 Enhanced Serial Audio Interface Timing^{1, 2} (continued)

No.	Characteristics ^{3, 4, 5}	Symbol	Expression ⁵	Min	Max	Condition ⁶	Unit
454	TXC rising edge to data out valid	—	$23 + 0.5 \times T_C$ 21.0	— —	26.5 21.0	x ck i ck	ns
455	TXC rising edge to data out high impedance ⁹	—	—	— —	31.0 16.0	x ck i ck	ns
456	TXC rising edge to transmitter #0 drive enable deassertion ⁹	—	—	— —	34.0 20.0	x ck i ck	ns
457	FST input (bl, wr) setup time before TXC falling edge ⁸	—	—	2.0 21.0	— —	x ck i ck	ns
458	FST input (wl) to data out enable from high impedance	—	—	—	27.0	—	ns
459	FST input (wl) to transmitter #0 drive enable assertion	—	—	—	31.0	—	ns
460	FST input (wl) setup time before TXC falling edge	—	—	2.0 21.0	— —	x ck i ck	ns
461	FST input hold time after TXC falling edge	—	—	4.0 0.0	— —	x ck i ck	ns
462	Flag output valid after TXC rising edge	—	—	— —	32.0 18.0	x ck i ck	ns
463	HCKR/HCKT clock cycle	—	—	40.0	—		ns
464	HCKT input rising edge to TXC output	—	—	—	27.5		ns
465	HCKR input rising edge to RXC output	—	—	—	27.5		ns

¹ The timing values calculated are based on simulation data at 150MHz. Tester restrictions limit ESAI testing to lower clock frequencies.

² ESAI_1 specs match those of ESAI_0.

³ $V_{CC} = 1.8 V \pm 5\%$; $T_J = -40^\circ C$ to $+95^\circ C$, $C_L = 50 pF$

⁴ i ck = internal clock

x ck = external clock

i ck a = internal clock, asynchronous mode (asynchronous implies that TXC and RXC are two different clocks)

i ck s = internal clock, synchronous mode (synchronous implies that TXC and RXC are the same clock)

⁵ bl = bit length

wl = word length

wr = word length relative

⁶ TXC(SCKT pin) = transmit clock

RXC(SCKR pin) = receive clock

FST(FST pin) = transmit frame sync


FSR(FSR pin) = receive frame sync

HCKT(HCKT pin) = transmit high frequency clock

HCKR(HCKR pin) = receive high frequency clock

⁷ For the internal clock, the external clock cycle is defined by lcyk and the ESAI control register.

- ⁸ The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one before last bit clock of the first word in frame.
- ⁹ Periodically sampled and not 100% tested.



Note: In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

AA0490

Figure 3-32 ESAI Transmitter Timing




Figure 3-33 ESAI Receiver Timing




Figure 3-34 ESAI HCKT Timing





Figure 3-35 ESAI HCKR Timing

3.15 Digital Audio Transmitter Timing

Table 3-20 Digital Audio Transmitter Timing

No.	Characteristic	Expression	150 MHz		Unit
			Min	Max	
	ACI frequency ¹	$1 / (2 \times T_C)$	—	75	MHz
220	ACI period	$2 \times T_C$	13.4	—	ns
221	ACI high duration	$0.5 \times T_C$	3.4	—	ns
222	ACI low duration	$0.5 \times T_C$	3.4	—	ns
223	ACI rising edge to ADO valid	$1.5 \times T_C$	—	10.0	ns

¹ In order to assure proper operation of the DAX, the ACI frequency should be less than 1/2 of the DSP56367 internal clock frequency. For example, if the DSP56367 is running at 150 MHz internally, the ACI frequency should be less than 75 MHz.



AA1280

Figure 3-36 Digital Audio Transmitter Timing

3.16 Timer Timing

Table 3-21 Timer Timing¹

No.	Characteristics	Expression	150 MHz		Unit
			Min	Max	
480	TIO Low	$2 \times T_C + 2.0$	15.4	—	ns
481	TIO High	$2 \times T_C + 2.0$	15.4	—	ns

¹ $V_{CC} = 1.8 \text{ V} \pm 0.09 \text{ V}$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50 \text{ pF}$




Figure 3-37 TIO Timer Event Input Restrictions

3.17 GPIO Timing

Table 3-22 GPIO Timing

No.	Characteristics ¹	Expression	Min	Max	Unit
490 ²	EXTAL edge to GPIO out valid (GPIO out delay time)		—	32.8	ns
491	EXTAL edge to GPIO out not valid (GPIO out hold time)		4.8	—	ns
492	GPIO In valid to EXTAL edge (GPIO in set-up time)		10.2	—	ns
493	EXTAL edge to GPIO in not valid (GPIO in hold time)		1.8	—	ns
494 ²	Fetch to EXTAL edge before GPIO change	$6.75 \times T_C - 1.8$	43.4	—	ns
495	GPIO out rise time	—	—	13	ns
496	GPIO out fall time	—	—	13	ns

¹ $V_{CC} = 1.8 \text{ V} \pm 0.09 \text{ V}$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50 \text{ pF}$

² Valid only when PLL enabled with multiplication factor equal to one.




Figure 3-38 GPIO Timing

3.18 JTAG Timing

Table 3-23 JTAG Timing^{1, 2}

No.	Characteristics	All frequencies		Unit
		Min	Max	
500	TCK frequency of operation ($1/(T_C \times 3)$; maximum 22 MHz)	0.0	22.0	MHz
501	TCK cycle time in Crystal mode	45.0	—	ns
502	TCK clock pulse width measured at 1.5 V	20.0	—	ns
503	TCK rise and fall times	0.0	3.0	ns
504	Boundary scan input data setup time	5.0	—	ns
505	Boundary scan input data hold time	24.0	—	ns
506	TCK low to output data valid	0.0	40.0	ns
507	TCK low to output high impedance	0.0	40.0	ns
508	TMS, TDI data setup time	5.0	—	ns

Table 3-23 JTAG Timing^{1, 2} (continued)

No.	Characteristics	All frequencies		Unit
		Min	Max	
509	TMS, TDI data hold time	25.0	—	ns
510	TCK low to TDO data valid	0.0	44.0	ns
511	TCK low to TDO high impedance	0.0	44.0	ns

¹ $V_{CC} = 1.8\text{ V} \pm 0.09\text{ V}$; $T_J = -40^\circ\text{C}$ to $+95^\circ\text{C}$, $C_L = 50\text{ pF}$

² All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.




Figure 3-39 Test Clock Input Timing Diagram




Figure 3-40 Boundary Scan (JTAG) Timing Diagram




Figure 3-41 Test Access Port Timing Diagram

NOTES

4 Design Considerations

4.1 Thermal Design Considerations

An estimation of the chip junction temperature, T_J , in °C can be obtained from the following equation:

$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

$$\begin{aligned} T_A &= \text{ambient temperature } ^\circ\text{C} \\ R_{\theta JA} &= \text{package junction-to-ambient thermal resistance } ^\circ\text{C/W} \\ P_D &= \text{power dissipation in package W} \end{aligned}$$

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance.

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

$$\begin{aligned} R_{\theta JA} &= \text{package junction-to-ambient thermal resistance } ^\circ\text{C/W} \\ R_{\theta JC} &= \text{package junction-to-case thermal resistance } ^\circ\text{C/W} \\ R_{\theta CA} &= \text{package case-to-ambient thermal resistance } ^\circ\text{C/W} \end{aligned}$$

$R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages.

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.

Electrical Design Considerations

- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation $(T_J - T_T)/P_D$.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

4.2 Electrical Design Considerations

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). The suggested value for a pullup or pulldown resistor is 10K ohm.

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01–0.1 μF bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 1.2 cm (0.5 inch) per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the $\overline{\text{IRQA}}$, $\overline{\text{IRQB}}$, $\overline{\text{IRQD}}$, and $\overline{\text{TA}}$ pins. Maximum PCB trace lengths on the order of 15 cm (6 inches) are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.

- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the three pins with internal pull-up resistors (TMS, $\overline{\text{TDI}}$, $\overline{\text{TCK}}$).
- Take special care to minimize noise levels on the V_{CCP} and GND_P pins.
- If multiple DSP56367 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal must be supplied before deassertion of RESET.
- At power-up, ensure that the voltage difference between the 3.3 V tolerant pins and the chip V_{CC} never exceeds a TBD voltage.

4.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the following formula:

$$I = C \times V \times f$$

Where:

- C = node/pin capacitance
- V = voltage swing
- f = frequency of node/pin toggle

Example 1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 100 MHz clock, toggling at its maximum possible rate (50 MHz), the current consumption is

$$I = 50 \times 10^{-12} \times 3.3 \times 50 \times 10^6 = 8.25\text{mA}$$

The maximum internal current ($I_{CC1\text{max}}$) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current ($I_{CC1\text{typ}}$) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP).

PLL Performance Issues

A benchmark power consumption test algorithm is listed in [Appendix E, "Power Consumption Benchmark"](#). Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

$$I/\text{MIPS} = I/\text{MHz} = (I_{\text{typF2}} - I_{\text{typF1}})/(F2 - F1)$$

where:

I_{typF2} = current at F2

I_{typF1} = current at F1

F2 = high frequency (any specified operating frequency)

F1 = low frequency (any specified operating frequency lower than F2)

NOTE

F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

4.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

4.4.1 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

5 Memory Configuration

5.1 Data and Program Memory Maps

The on-chip memory configuration of the DSP56367 is affected by the state of the CE (Cache Enable), MSW0, MSW1, and MS (Memory Switch) control bits in the OMR register, and by the SC bit in the Status Register. The internal data and program memory configurations are shown in [Table 5-1](#). The address ranges for the internal memory are shown in [Table 5-2](#) and [Table 5-3](#). The memory maps for each memory configuration are shown in [Figure 5-1](#) to [Figure 5-16](#).

Table 5-1 Internal Memory Configurations

Bit Settings					Memory Sizes (24-bit words)								
MSW1	MSW0	CE	MS	SC	Prog RAM	Prog Cache	Prog ROM	Boot ROM	X Data RAM	Y Data RAM	X Data ROM	Y Data ROM	
X	X	0	0	0	3K	n.a.	40K	192	13K	7K	32K	8K	
X	X	1	0	0	2K	1K	40K	192	13K	7K	32K	8K	
0	0	0	1	0	10K	n.a.	40K	192	8K	5K	32K	8K	
0	1	0	1	0	8K	n.a.	40K	192	8K	7K	32K	8K	
1	0	0	1	0	5K	n.a.	40K	192	11K	7K	32K	8K	
0	0	1	1	0	9K	1K	40K	192	8K	5K	32K	8K	
0	1	1	1	0	7K	1K	40K	192	8K	7K	32K	8K	
1	0	1	1	0	4K	1K	40K	192	11K	7K	32K	8K	
X	X	0	0	1	3K	n.a.	n.a.	n.a.	13K	7K	32K	8K	
X	X	1	0	1	2K	1K	n.a.	n.a.	13K	7K	32K	8K	
0	0	0	1	1	10K	n.a.	n.a.	n.a.	8K	5K	32K	8K	
0	1	0	1	1	8K	n.a.	n.a.	n.a.	8K	7K	32K	8K	
1	0	0	1	1	5K	n.a.	n.a.	n.a.	11K	7K	32K	8K	
0	0	1	1	1	9K	1K	n.a.	n.a.	8K	5K	32K	8K	
0	1	1	1	1	7K	1K	n.a.	n.a.	8K	7K	32K	8K	
1	0	1	1	1	4K	1K	n.a.	n.a.	11K	7K	32K	8K	

Table 5-2 On-chip RAM Memory Locations

Bit Settings					RAM Memory Locations			
MSW1	MSW0	CE	MS	SC	Prog. RAM	Prog. Cache	X Data RAM	Y Data RAM
X	X	0	0	X	\$0000 - \$0BFF	n.a.	\$0000 - \$33FF	\$0000-\$1BFF
X	X	1	0	X	\$0000 - \$07FF	enabled	\$0000 - \$33FF	\$0000-\$1BFF
0	0	0	1	X	\$0000 - \$27FF	n.a.	\$0000 - \$1FFF	\$0000 - \$13FF
0	1	0	1	X	\$0000 - \$1BFF and \$2400 - \$27FF	n.a.	\$0000 - \$1FFF	\$0000-\$1BFF
1	0	0	1	X	\$0000 - \$0FFF and \$2400 - \$27FF	n.a.	\$0000 - \$2BFF	\$0000-\$1BFF
0	0	1	1	X	\$0000 - \$23FF	enabled	\$0000 - \$1FFF	\$0000 - \$13FF
0	1	1	1	X	\$0000 - \$1BFF	enabled	\$0000 - \$1FFF	\$0000 - \$1BFF
1	0	1	1	X	\$0000 - \$0FFF	enabled	\$0000 - \$2BFF	\$0000 - \$1BFF

Table 5-3 On-chip ROM Memory Locations

Bit Settings					ROM Memory Locations			
MSW1	MSW0	CE	MS	SC	Prog. ROM	Boot. ROM	X Data ROM	Y Data ROM
X	X	X	X	0	\$FF1000 - \$FFAFCF	\$FF0000 - \$FF00BF	\$004000-\$00BFFF	\$004000-\$005FFF
X	X	X	X	1	no access	no access	\$004000-\$00BFFF	\$004000-\$005FFF




Figure 5-1 Memory Maps for MSW=(X,X), CE=0, MS=0, SC=0




Figure 5-2 Memory Maps for MSW=(X,X), CE=1, MS=0, SC=0

Data and Program Memory Maps

PROGRAM		X DATA		Y DATA		
\$FFFFFF	INTERNAL RESERVED	\$FFFFFF	INTERNAL I/O (128 words)	\$FFFFFF	EXTERNAL I/O (80 words)	
\$FFB000	40K INTERNAL ROM	\$FFFF80	EXTERNAL	\$FFFFB0	INTERNAL I/O (48 words)	
\$FFAFCF		\$FFF000	INTERNAL RESERVED	\$FFF000		EXTERNAL
\$FF1000	INTERNAL RESERVED	\$FF0000	EXTERNAL	\$FFF000	INTERNAL RESERVED	
\$FF00C0	BOOT ROM	\$00C000	EXTERNAL	\$FF0000	INTERNAL RESERVED	
\$FF0000	EXTERNAL	\$004000	32K INTERNAL ROM	\$006000	EXTERNAL	
\$002800		\$002000	INT. RESERVED	\$004000	8K INTERNAL ROM	
\$000000		10K INTERNAL RAM	\$000000	8K INTERNAL RAM	\$001400	INT. RESERVED
					\$000000	5K INTERNAL RAM

Figure 5-3 Memory Maps for MSW=(0,0), CE=0 MS=1, SC=0

PROGRAM		X DATA		Y DATA		
\$FFFFFF	INTERNAL RESERVED	\$FFFFFF	INTERNAL I/O (128 words)	\$FFFFFF	EXTERNAL I/O (80 words)	
\$FFB000	40K INTERNAL ROM	\$FFFF80	EXTERNAL	\$FFFFB0	INTERNAL I/O (48 words)	
\$FFAFCF		\$FFF000	INTERNAL RESERVED	\$FFF000		EXTERNAL
\$FF1000	INTERNAL RESERVED	\$FF0000	EXTERNAL	\$FFF000	INTERNAL RESERVED	
\$FF00C0	BOOT ROM	\$00C000	EXTERNAL	\$FF0000	INTERNAL RESERVED	
\$FF0000	EXTERNAL	\$004000	32K INTERNAL ROM	\$006000	EXTERNAL	
\$002800		\$002000	INT. RESERVED	\$004000	8K INTERNAL ROM	
\$002400		1K RAM	\$000000	8K INTERNAL RAM	\$001C00	INT. RESERVED
\$001C00		INT. RESERVED			\$000000	7K INTERNAL RAM
\$000000	7K INTERNAL RAM					

Figure 5-4 Memory Maps for MSW=(0,1), CE=0, MS=1, SC=0




Figure 5-5 Memory Maps for MSW=(1,0), CE=0, MS=1, SC=0




Figure 5-6 Memory Maps for MSW=(0,0), CE=1, MS=1, SC=0

Data and Program Memory Maps




Figure 5-7 Memory Maps for MSW=(0,1), CE=1, MS=1, SC=0




Figure 5-8 Memory Maps for MSW=(1,0), CE=1, MS=1, SC=0




Figure 5-9 Memory Maps for MSW=(X,X), CE=0, MS=0, SC=1




Figure 5-10 Memory Maps for MSW=(X,X), CE=1, MS=0, SC=1

Data and Program Memory Maps




Figure 5-11 Memory Maps for MSW=(0,0), CE=0, MS=1, SC=1




Figure 5-12 Memory Maps for MSW=(0,1), CE=0, MS=1, SC=1




Figure 5-13 Memory Maps for MSW=(1,0), CE=0, MS=1, SC=1




Figure 5-14 Memory Maps for MSW=(0,0), CE=1, MS=1, SC=1

Data and Program Memory Maps




Figure 5-15 Memory Maps for MSW=(0,1), CE=1, MS=1, SC=1




Figure 5-16 Memory Maps for MSW=(1,0), CE=1, MS=1, SC=1

5.1.1 Reserved Memory Spaces

The reserved memory spaces should not be accessed by the user. They are reserved for future expansion.

5.1.2 Program ROM Area Reserved for Freescale Use

The last 48 words (\$FFAFD0-\$FFAFFF) of the Program ROM are reserved for Freescale use. This memory area is reserved for use as expansion area for the bootstrap ROM as well as for testing purposes. Customer code should not use this area. The contents of this Program ROM segment is defined by the [Appendix A, "Bootstrap ROM Contents"](#).

5.1.3 Bootstrap ROM

The 192-word Bootstrap ROM occupies locations \$FF0000-\$FF00BF. The bootstrap ROM is factory-programmed to perform the bootstrap operation following hardware reset. The contents of the Bootstrap ROM are defined by the Bootstrap ROM source code in [Appendix A, "Bootstrap ROM Contents"](#).

5.1.4 Dynamic Memory Configuration Switching

The internal memory configuration is altered by re-mapping RAM modules from Y and X data memory into program memory space and vice-versa. The contents of the switched RAM modules are preserved.

The memory can be dynamically switched from one configuration to another by changing the MS, MSW0 or MSW1 bits in OMR. The address ranges that are directly affected by the switch operation are specified in [Table 5-2](#). The memory switch can be accomplished provided that the affected address ranges are not being accessed during the instruction cycle in which the switch operation takes place. Accordingly, the following condition must be observed for trouble-free dynamic switching:

NOTE

No accesses (including instruction fetches) to or from the affected address ranges in program and data memories are allowed during the switch cycle.

NOTE

The switch cycle actually occurs 3 instruction cycles after the instruction that modifies the MS, MSW0 or MSW1 bits.

Any sequence that complies with the switch condition is valid. For example, if the program flow executes in the address range that is not affected by the switch, the switch condition can be met very easily. In this case a switch can be accomplished by just changing the MS, MSW0 or MSW1 bits in OMR in the regular program flow, assuming no accesses to the affected address ranges of the data memory occur up to 3 instructions after the instruction that changes the OMR bit. Special care should be taken in relation to the interrupt vector routines since an interrupt could cause the DSP to fetch instructions out of sequence and might violate the switch condition.

Special attention should be given when running a memory switch routine using the OnCE™ port. Running the switch routine in Trace mode, for example, can cause the switch to complete after the MS bit change

while the DSP is in Debug mode. As a result, subsequent instructions might be fetched according to the new memory configuration (after the switch), and thus might execute improperly.

5.1.5 External Memory Support

The DSP56367 does not support the SSRAM memory type. It does support SRAM and DRAM as indicated in the *DSP56300 24-Bit Digital Signal Processor Family Manual*, Freescale publication DSP56300FM. Also, care should be taken when accessing external memory to ensure that the necessary address lines are available. For example, when using glueless SRAM interfacing, it is possible to directly address 3×2^{18} memory locations (768K) when using the 18 address lines and the three programmable address attribute lines.

5.2 Internal I/O Memory Map

The DSP56367 on-chip peripheral modules have their register files programmed to the addresses in the internal X-I/O memory range (the top 128 locations of the X data memory space) and internal Y-I/O memory range (48 locations of the Ydata memory space) as shown in [Table 5-4](#).

Table 5-4 Internal I/O Memory Map

Peripheral	Address	Register Name
IPR	X:\$FFFFFFF	INTERRUPT PRIORITY REGISTER CORE (IPR-C)
	X:\$FFFFFFE	INTERRUPT PRIORITY REGISTER PERIPHERAL (IPR-P)
PLL	X:\$FFFFFFD	PLL CONTROL REGISTER (PCTL)
ONCE	X:\$FFFFFFC	ONCE GDB REGISTER (OGDB)
BIU	X:\$FFFFFFB	BUS CONTROL REGISTER (BCR)
	X:\$FFFFFFA	DRAM CONTROL REGISTER (DCR)
	X:\$FFFFFF9	ADDRESS ATTRIBUTE REGISTER 0 (AAR0)
	X:\$FFFFFF8	ADDRESS ATTRIBUTE REGISTER 1 (AAR1)
	X:\$FFFFFF7	ADDRESS ATTRIBUTE REGISTER 2 (AAR2)
	X:\$FFFFFF6	ADDRESS ATTRIBUTE REGISTER 3 (AAR3) [pin not available]
	X:\$FFFFFF5	ID REGISTER (IDR)
DMA	X:\$FFFFFF4	DMA STATUS REGISTER (DSTR)
	X:\$FFFFFF3	DMA OFFSET REGISTER 0 (DOR0)
	X:\$FFFFFF2	DMA OFFSET REGISTER 1 (DOR1)
	X:\$FFFFFF1	DMA OFFSET REGISTER 2 (DOR2)
	X:\$FFFFFF0	DMA OFFSET REGISTER 3 (DOR3)
DMA0	X:\$FFFFFEF	DMA SOURCE ADDRESS REGISTER (DSR0)
	X:\$FFFFFEE	DMA DESTINATION ADDRESS REGISTER (DDR0)
	X:\$FFFFFED	DMA COUNTER (DCO0)
	X:\$FFFFFEC	DMA CONTROL REGISTER (DCR0)

Table 5-4 Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
DMA1	X:\$FFFFEB	DMA SOURCE ADDRESS REGISTER (DSR1)
	X:\$FFFFEA	DMA DESTINATION ADDRESS REGISTER (DDR1)
	X:\$FFFFE9	DMA COUNTER (DCO1)
	X:\$FFFFE8	DMA CONTROL REGISTER (DCR1)
DMA2	X:\$FFFFE7	DMA SOURCE ADDRESS REGISTER (DSR2)
	X:\$FFFFE6	DMA DESTINATION ADDRESS REGISTER (DDR2)
	X:\$FFFFE5	DMA COUNTER (DCO2)
	X:\$FFFFE4	DMA CONTROL REGISTER (DCR2)
DMA3	X:\$FFFFE3	DMA SOURCE ADDRESS REGISTER (DSR3)
	X:\$FFFFE2	DMA DESTINATION ADDRESS REGISTER (DDR3)
	X:\$FFFFE1	DMA COUNTER (DCO3)
	X:\$FFFFE0	DMA CONTROL REGISTER (DCR3)
DMA4	X:\$FFFFDF	DMA SOURCE ADDRESS REGISTER (DSR4)
	X:\$FFFFDE	DMA DESTINATION ADDRESS REGISTER (DDR4)
	X:\$FFFFDD	DMA COUNTER (DCO4)
	X:\$FFFFDC	DMA CONTROL REGISTER (DCR4)
DMA5	X:\$FFFFDB	DMA SOURCE ADDRESS REGISTER (DSR5)
	X:\$FFFFDA	DMA DESTINATION ADDRESS REGISTER (DDR5)
	X:\$FFFFD9	DMA COUNTER (DCO5)
	X:\$FFFFD8	DMA CONTROL REGISTER (DCR5)
PORT D	X:\$FFFFD7	PORT D CONTROL REGISTER (PCRD)
	X:\$FFFFD6	PORT D DIRECTION REGISTER (PRRD)
	X:\$FFFFD5	PORT D DATA REGISTER (PDRD)
DAX	X:\$FFFFD4	DAX STATUS REGISTER (XSTR)
	X:\$FFFFD3	DAX AUDIO DATA REGISTER B (XADRB)
	X:\$FFFFD2	DAX AUDIO DATA REGISTER A (XADRA)
	X:\$FFFFD1	DAX NON-AUDIO DATA REGISTER (XNADR)
	X:\$FFFFD0	DAX CONTROL REGISTER (XCTR)
	X:\$FFFFCF	<i>Reserved</i>
	X:\$FFFFCE	<i>Reserved</i>
	X:\$FFFFCD	<i>Reserved</i>
	X:\$FFFFCC	<i>Reserved</i>
	X:\$FFFFCB	<i>Reserved</i>
	X:\$FFFFCA	<i>Reserved</i>
PORT B	X:\$FFFFC9	HOST PORT GPIO DATA REGISTER (HDR)
	X:\$FFFFC8	HOST PORT GPIO DIRECTION REGISTER (HDDR)

Table 5-4 Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
HDI08	X:\$FFFFC7	HOST TRANSMIT REGISTER (HOTX)
	X:\$FFFFC6	HOST RECEIVE REGISTER (HORX)
	X:\$FFFFC5	HOST BASE ADDRESS REGISTER (HBAR)
	X:\$FFFFC4	HOST PORT CONTROL REGISTER (HPCR)
	X:\$FFFFC3	HOST STATUS REGISTER (HSR)
	X:\$FFFFC2	HOST CONTROL REGISTER (HCR)
	X:\$FFFFC1	<i>Reserved</i>
	X:\$FFFFC0	<i>Reserved</i>
PORT C	X:\$FFFFBF	PORT C CONTROL REGISTER (PCRC)
	X:\$FFFFBE	PORT C DIRECTION REGISTER (PRRC)
	X:\$FFFFBD	PORT C GPIO DATA REGISTER (PDRC)

Table 5-4 Internal I/O Memory Map (continued)

Peripheral	Address	Register Name	
ESAI	X:\$FFFFBC	ESAI RECEIVE SLOT MASK REGISTER B (RSMB)	
	X:\$FFFFBB	ESAI RECEIVE SLOT MASK REGISTER A (RSMA)	
	X:\$FFFFBA	ESAI TRANSMIT SLOT MASK REGISTER B (TSMB)	
	X:\$FFFFB9	ESAI TRANSMIT SLOT MASK REGISTER A (TSMA)	
	X:\$FFFFB8	ESAI RECEIVE CLOCK CONTROL REGISTER (RCCR)	
	X:\$FFFFB7	ESAI RECEIVE CONTROL REGISTER (RCR)	
	X:\$FFFFB6	ESAI TRANSMIT CLOCK CONTROL REGISTER (TCCR)	
	X:\$FFFFB5	ESAI TRANSMIT CONTROL REGISTER (TCR)	
	X:\$FFFFB4	ESAI COMMON CONTROL REGISTER (SAICR)	
	X:\$FFFFB3	ESAI STATUS REGISTER (SAISR)	
	X:\$FFFFB2	<i>Reserved</i>	
	X:\$FFFFB1	<i>Reserved</i>	
	X:\$FFFFB0	<i>Reserved</i>	
	X:\$FFFFAF	<i>Reserved</i>	
	X:\$FFFFAE	<i>Reserved</i>	
	X:\$FFFFAD	<i>Reserved</i>	
	X:\$FFFFAC	<i>Reserved</i>	
	X:\$FFFFAB	ESAI RECEIVE DATA REGISTER 3 (RX3)	
	X:\$FFFFAA	ESAI RECEIVE DATA REGISTER 2 (RX2)	
	X:\$FFFFA9	ESAI RECEIVE DATA REGISTER 1 (RX1)	
	X:\$FFFFA8	ESAI RECEIVE DATA REGISTER 0 (RX0)	
	X:\$FFFFA7	<i>Reserved</i>	
	X:\$FFFFA6	ESAI TIME SLOT REGISTER (TSR)	
	X:\$FFFFA5	ESAI TRANSMIT DATA REGISTER 5 (TX5)	
	X:\$FFFFA4	ESAI TRANSMIT DATA REGISTER 4 (TX4)	
	X:\$FFFFA3	ESAI TRANSMIT DATA REGISTER 3 (TX3)	
	X:\$FFFFA2	ESAI TRANSMIT DATA REGISTER 2 (TX2)	
	X:\$FFFFA1	ESAI TRANSMIT DATA REGISTER 1 (TX1)	
	X:\$FFFFA0	ESAI TRANSMIT DATA REGISTER 0 (TX0)	
		X:\$FFFF9F	<i>Reserved</i>
		X:\$FFFF9E	<i>Reserved</i>
		X:\$FFFF9D	<i>Reserved</i>
		X:\$FFFF9C	<i>Reserved</i>
	X:\$FFFF9B	<i>Reserved</i>	
	X:\$FFFF9A	<i>Reserved</i>	
	X:\$FFFF99	<i>Reserved</i>	
	X:\$FFFF98	<i>Reserved</i>	
	X:\$FFFF97	<i>Reserved</i>	

Table 5-4 Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
	X:\$FFFF96	<i>Reserved</i>
	X:\$FFFF95	<i>Reserved</i>
SHI	X:\$FFFF94	SHI RECEIVE FIFO (HRX)
	X:\$FFFF93	SHI TRANSMIT REGISTER (HTX)
	X:\$FFFF92	SHI I ² C SLAVE ADDRESS REGISTER (HSAR)
	X:\$FFFF91	SHI CONTROL/STATUS REGISTER (HCSR)
	X:\$FFFF90	SHI CLOCK CONTROL REGISTER (HCKR)
TRIPLE TIMER	X:\$FFFF8F	TIMER 0 CONTROL/STATUS REGISTER (TCSR0)
	X:\$FFFF8E	TIMER 0 LOAD REGISTER (TLR0)
	X:\$FFFF8D	TIMER 0 COMPARE REGISTER (TCPR0)
	X:\$FFFF8C	TIMER 0 COUNT REGISTER (TCR0)
	X:\$FFFF8B	TIMER 1 CONTROL/STATUS REGISTER (TCSR1)
	X:\$FFFF8A	TIMER 1 LOAD REGISTER (TLR1)
	X:\$FFFF89	TIMER 1 COMPARE REGISTER (TCPR1)
	X:\$FFFF88	TIMER 1 COUNT REGISTER (TCR1)
	X:\$FFFF87	TIMER 2 CONTROL/STATUS REGISTER (TCSR2)
	X:\$FFFF86	TIMER 2 LOAD REGISTER (TLR2)
	X:\$FFFF85	TIMER 2 COMPARE REGISTER (TCPR2)
	X:\$FFFF84	TIMER 2 COUNT REGISTER (TCR2)
	X:\$FFFF83	TIMER PRESCALER LOAD REGISTER (TPLR)
	X:\$FFFF82	TIMER PRESCALER COUNT REGISTER (TPCR)
	X:\$FFFF81	<i>Reserved</i>
	X:\$FFFF80	<i>Reserved</i>
ESAI MUX PIN CONTROL	Y:\$FFFFAF	MUX PIN CONTROL REGISTER (EMUXR)
	Y:\$FFFFAE	<i>Reserved</i>
	Y:\$FFFFAD	<i>Reserved</i>
	Y:\$FFFFAC	<i>Reserved</i>
	Y:\$FFFFAB	<i>Reserved</i>
	Y:\$FFFFAA	<i>Reserved</i>
	Y:\$FFFFA9	<i>Reserved</i>
	Y:\$FFFFA8	<i>Reserved</i>
	Y:\$FFFFA7	<i>Reserved</i>
	Y:\$FFFFA6	<i>Reserved</i>
	Y:\$FFFFA5	<i>Reserved</i>
	Y:\$FFFFA4	<i>Reserved</i>
	Y:\$FFFFA3	<i>Reserved</i>
	Y:\$FFFFA2	<i>Reserved</i>
	Y:\$FFFFA1	<i>Reserved</i>

Table 5-4 Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
	Y:\$FFFA0	RESERVED
PORT E	Y:\$FFFF9F	PORT E CONTROL REGISTER (PCRE)
	Y:\$FFFF9E	PORT E DIRECTION REGISTER (PPRE)
	Y:\$FFFF9D	PORT E GPIO DATA REGISTER (PDRE)
ESAI_1	Y:\$FFFF9C	ESAI_1 RECEIVE SLOT MASK REGISTER B (RSMB_1)
	Y:\$FFFF9B	ESAI_1 RECEIVE SLOT MASK REGISTER A (RSMA_1)
	Y:\$FFFF9A	ESAI_1 TRANSMIT SLOT MASK REGISTER B (TSMB_1)
	Y:\$FFFF99	ESAI_1 TRANSMIT SLOT MASK REGISTER A (TSMA_1)
	Y:\$FFFF98	ESAI_1 RECEIVE CLOCK CONTROL REGISTER (RCCR_1)
	Y:\$FFFF97	ESAI_1 RECEIVE CONTROL REGISTER (RCR_1)
	Y:\$FFFF96	ESAI_1 TRANSMIT CLOCK CONTROL REGISTER (TCCR_1)
	Y:\$FFFF95	ESAI_1 TRANSMIT CONTROL REGISTER (TCR_1)
	Y:\$FFFF94	ESAI_1 COMMON CONTROL REGISTER (SAICR_1)
	Y:\$FFFF93	ESAI_1 STATUS REGISTER (SAISR_1)
	Y:\$FFFF92	<i>Reserved</i>
	Y:\$FFFF91	<i>Reserved</i>
	Y:\$FFFF90	<i>Reserved</i>
	Y:\$FFFF8F	<i>Reserved</i>
	Y:\$FFFF8E	<i>Reserved</i>
	Y:\$FFFF8D	<i>Reserved</i>
	Y:\$FFFF8C	<i>Reserved</i>
	Y:\$FFFF8B	ESAI_1 RECEIVE DATA REGISTER 3 (RX3_1)
	Y:\$FFFF8A	ESAI_1 RECEIVE DATA REGISTER 2 (RX2_1)
	Y:\$FFFF89	ESAI_1 RECEIVE DATA REGISTER 1 (RX1_1)
	Y:\$FFFF88	ESAI_1 RECEIVE DATA REGISTER 0 (RX0_1)
	Y:\$FFFF87	<i>Reserved</i>
	Y:\$FFFF86	ESAI_1 TIME SLOT REGISTER (TSR_1)
	Y:\$FFFF85	ESAI_1 TRANSMIT DATA REGISTER 5 (TX5_1)
	Y:\$FFFF84	ESAI_1 TRANSMIT DATA REGISTER 4 (TX4_1)
	Y:\$FFFF83	ESAI_1 TRANSMIT DATA REGISTER 3 (TX3_1)
	Y:\$FFFF82	ESAI_1 TRANSMIT DATA REGISTER 2 (TX2_1)
	Y:\$FFFF81	ESAI_1 TRANSMIT DATA REGISTER 1 (TX1_1)
	Y:\$FFFF80	ESAI_1 TRANSMIT DATA REGISTER 0 (TX0_1)



NOTES

6 Core Configuration

6.1 Introduction

This chapter contains DSP56300 core configuration information details specific to the DSP56367. These include the following:

- Operating modes
- Bootstrap program
- Interrupt sources and priorities
- DMA request sources
- OMR
- PLL control register
- AA control registers
- JTAG BSR

For more information on specific registers or modules in the DSP56300 core, refer to the *DSP56300 Family Manual* (DSP56300FM).

6.2 Operating Mode Register (OMR)

The contents of the Operating Mode Register (OMR) are shown in [Table 6-1](#). Refer to the *DSP56300 24-Bit Digital Signal Processor Family Manual*, Freescale Publication DSP56300FM for a description of the OMR bits.

Table 6-1 Operating Mode Register (OMR)

SCS						EOM								COM									
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PEN	MSW 1:0	SEN	WRP	EOV	EUN	XYS	ATE	APD	ABE	BRT	TAS	BE	CDP1:0	MS	SD		EBD	MD	MC	MB	MA		
PEN	- Patch Enable						ATE	- Address Tracing Enable						MS	- Master memory Switch Mode								
MSW1	- Memory switch mode 1						APD	- Address Priority Disable						SD	- Stop Delay								
MSW0	- Memory switch mode 0						ABE	- Asyn. Bus Arbitration Enable															
SEN	- Stack Extension Enable						BRT	- Bus Release Timing						EBD	- External Bus Disable								
WRP	- Extended Stack Wrap Flag						TAS	- TA Synchronize Select						MD	- Operating Mode D								
EOV	- Extended Stack Overflow Flag						BE	- Burst Mode Enable						MC	- Operating Mode C								
EUN	- Extended Stack Underflow Flag						CDP1	- Core-Dma Priority 1						MB	- Operating Mode B								
XYS	- Stack Extension Space Select						CDP0	- Core-Dma Priority 0						MA	- Operating Mode A								
															- Reserved bit. Read as zero, should be written with zero for future compatibility								

6.2.1 Asynchronous Bus Arbitration Enable (ABE) - Bit 13

The asynchronous bus arbitration mode is activated by setting the ABE bit in the OMR register. Hardware reset clears the ABE bit.

6.2.2 Address Attribute Priority Disable (APD) - Bit 14

The Address Attribute Priority Disable (APD) bit is used to turn off the address attribute priority mechanism. When this bit is set, more than one address attribute pin $AA/\overline{RAS}(2:0)$ may be simultaneously asserted according to its AAR settings. The APD bit is cleared by hardware reset.

6.2.3 Address Tracing Enable (ATE) - Bit 15

The Address Tracing Enable (ATE) bit is used to turn on Address Tracing (AT) Mode. When the AT Mode is enabled, the DSP56300 Core reflects the addresses of internal fetches and program space moves (MOVEM) to the Address Bus (A0-A17), if the Address Bus is not needed by the DSP56300 Core for external accesses. The ATE bit is cleared on hardware reset.

6.2.4 Patch Enable (PEN) - Bit 23

The Patch Enable function is used for patching Program ROM locations. i.e. to replace during program execution, the contents of the Program ROM. This is done by using the Instruction Cache to supply the instruction word instead of the Program ROM.

The Patch Enable function is activated by setting bit 23 (PEN) in the OMR Register. The PEN bit is cleared by hardware reset.

The Instruction Cache should be initialized with the new instructions according to the following procedure:

These steps should be executed from external memory or by download via host interface:

1. Set Cache Enable = 1
2. Set Patch Enable = 1
3. Initialize TAGs to different values by unlock eight different external sectors
4. Lock the PATCH sector(s)
5. Move new code to locked sector(s), to the addresses that should be replaced
6. Start regular PROM program

```

;*****
; PATCH initialization example
;*****

        page    132,55,0,0,0
        nolist

        INCLUDE "ioequ.asm"
        INCLUDE "integu.asm"

        list

START      equ    $100                ; main program starting address
PATCH_OFSET equ    128                ; patch offset
M_PAE      equ    23                ; Patch Enable
M_PROMS    equ    $ffafec            ; ROM area Start
M_PROME    equ    $ffaaff            ; ROM area End

        org     P:START

        move    #M_PROMS,r0

        bset    #M_CE,sr              ; CacheEnable = 1
        bset    #M_PAE,omr           ; PatchEnable = 1
        move    #800000,r1            ; any external address
        move    #128,n1               ; 128 for 1K ICACHE, sector size
        move    #(M_PROMS+PATCH_OFSET),r2

        dup     8
        punlock (r1)+n1              ; initialize TAGs to different
                                     ; values
        endm

        plock   (r2)                  ; lock patch's sector
                                     ; (start/mid/end)

        move    #PATCH_DATA_START,r1

;
; replace ROM code by PATCH
;
        do      #(PATCH_DATA_END-PATCH_DATA_START+1),PATCH_LOOP
        movem   p:(r1)+,x0
        movem   x0,p:(r2)+
        nop                                          ; Do-loop restriction
PATCH_LOOP

        jsr     #M_PROMS              ; start ROM code execution

ENDTEST   jmp     ENDTEST
          nop
          nop
          nop
          nop

```

Operating Modes

```

;
; patch data
;

PATCH_DATA_START

        move    #5,m0
        move    #6,m1
        move    #7,m2

PATCH_DATA_END

;*****

```

6.3 Operating Modes

The operating modes are defined as shown in [Table 6-2](#). The operating modes are latched from MODA, MODB, MODC and MODD pins during reset. Each operating mode is briefly described below. Except for modes 0 and 8, the operation of all other modes is defined by the Bootstrap ROM source code in [Appendix A, "Bootstrap ROM Contents"](#).

Table 6-2 DSP56367 Operating Modes

Mode	MOD D	MOD C	MOD B	MOD A	Reset Vector	Description
0	0	0	0	0	\$C00000	Expanded mode
1	0	0	0	1	\$FF0000	Bootstrap from byte-wide memory
2	0	0	1	0	\$FF0000	Jump to PROM starting address
3	0	0	1	1	\$FF0000	<i>Reserved</i>
4	0	1	0	0	\$FF0000	<i>Reserved</i>
5	0	1	0	1	\$FF0000	Bootstrap from SHI (slave SPI mode)
6	0	1	1	0	\$FF0000	Bootstrap from SHI (slave I ² C mode)(HCKFR=1, 100ns filter enabled)
7	0	1	1	1	\$FF0000	Bootstrap from SHI (slave I ² C mode)(HCKR=0)
8	1	0	0	0	\$008000	Expanded mode
9	1	0	0	1	\$FF0000	<i>Reserved</i> for Burn-in testing
A	1	0	1	0	\$FF0000	<i>Reserved</i>
B	1	0	1	1	\$FF0000	<i>Reserved</i>
C	1	1	0	0	\$FF0000	HDI08 Bootstrap in ISA Mode
D	1	1	0	1	\$FF0000	HDI08 Bootstrap in HC11 non-multiplexed mode
E	1	1	1	0	\$FF0000	HDI08 Bootstrap in 8051 multiplexed bus mode
F	1	1	1	1	\$FF0000	HDI08 Bootstrap in 68302 bus mode

Table 6-3 DSP56367 Mode Descriptions

- Mode 0** The DSP starts fetching instructions beginning at address \$C00000. Memory accesses are performed using SRAM memory access type with 31 wait states and no address attributes selected. Address \$C00000 is reflected as address \$00000 on Port A pins A0-A17.
- Mode 1** The bootstrap program loads instructions through Port A from external byte-wide memory, connected to the least significant byte of the data bus (bits 7-0), and starting at address P:\$D00000. The bootstrap code expects to read 3 bytes specifying the number of program words, 3 bytes specifying the address to start loading the program words and then 3 bytes for each program word to be loaded. The number of words, the starting address and the program words are read least significant byte first followed by the mid and then by the most significant byte. The program words will be stored in contiguous PRAM memory locations starting at the specified starting address. After reading the program words, program execution starts from the same address where loading started. The SRAM memory access type is selected by the values in Address Attribute Register 1 (AAR1), with 31 wait states for each memory access. Address \$D00000 is reflected as address \$00000 on Port A pins A0-A17.
- Mode 2** The DSP starts fetching instructions from the starting address of the on-chip Program ROM.
- Mode 3** *Reserved.*
- Mode 4** *Reserved.*
- Mode 5** In this mode, the internal PRAM is loaded from the Serial Host Interface (SHI). The SHI operates in the SPI slave mode, with 24-bit word width. The bootstrap code expects to read a 24-bit word specifying the number of program words, a 24-bit word specifying the address to start loading the program words and then a 24-bit word for each program word to be loaded. The program words will be stored in contiguous PRAM memory locations starting at the specified starting address. After reading the program words, program execution starts from the same address where loading started.
- Mode 6** Same as Mode 5 except SHI interface operates in the I²C slave mode with HCKFR set to 1 and the 100ns filter enabled.
- Mode 7** Same as Mode 5 except SHI interface operates in the I²C slave mode with HCKFR set to 0.
- Mode 8** The DSP starts fetching instructions beginning at address \$008000. Memory accesses are performed using SRAM memory access type with 31 wait states and no address attributes selected.
- Mode 9** *Reserved. Used for Burn-In testing.*
- Mode A** *Reserved.*
- Mode B** *Reserved.*
- Mode C** Instructions are loaded through the HDI08, which is configured to interface with an ISA bus. The HOST ISA bootstrap code expects to read a 24-bit word specifying the number of program words, a 24-bit word specifying the address to start loading the program words and then a 24-bit word for each program word to be loaded. The program words will be stored in contiguous PRAM memory locations starting at the specified starting address. After reading the program words, program execution starts from the same address where loading started. The Host Interface bootstrap load program may be stopped by setting the Host Flag 0 (HF0). This will start execution of the loaded program from the specified starting address.
- Mode D** As in Mode C, but HDI08 is set for interfacing to Freescale HC11 microcontroller in non-multiplexed mode
- Mode E** As in Mode C, but HDI08 is set for interfacing to Intel 8051 multiplexed bus
- Mode F** As in Mode C, but HDI08 is set for interfacing to Freescale 68302 bus.

6.4 Interrupt Priority Registers

There are two interrupt priority registers in the DSP56367:

1. IPR-C is dedicated for DSP56300 Core interrupt sources.
2. IPR-P is dedicated for DSP56367 peripheral interrupt sources.

The interrupt priority registers are shown in [Figure 6-1](#) and [Figure 6-2](#). The Interrupt Priority Level bits are defined in [Table 6-4](#). The interrupt vectors are shown in [Table 6-6](#) and the interrupt priorities are shown in [Table 6-5](#).

Table 6-4 Interrupt Priority Level Bits

IPL bits		Interrupts Enabled	Interrupt Priority Level
xxL1	xxL0		
0	0	No	—
0	1	Yes	0
1	0	Yes	1
1	1	Yes	2




Figure 6-1 Interrupt Priority Register P




Figure 6-2 Interrupt Priority Register C

Table 6-5 Interrupt Sources Priorities Within an IPL

Priority	Interrupt Source
Level 3 (Nonmaskable)	
Highest	Hardware $\overline{\text{RESET}}$
	Stack Error
	Illegal Instruction
	Debug Request Interrupt
	Trap
Lowest	Non-Maskable Interrupt
Levels 0, 1, 2 (Maskable)	
Highest	$\overline{\text{IRQA}}$ (External Interrupt)
	$\overline{\text{IRQB}}$ (External Interrupt)
	$\overline{\text{IRQC}}$ (External Interrupt)
	$\overline{\text{IRQD}}$ (External Interrupt)
	DMA Channel 0 Interrupt
	DMA Channel 1 Interrupt
	DMA Channel 2 Interrupt

Table 6-5 Interrupt Sources Priorities Within an IPL (continued)

Priority	Interrupt Source
	DMA Channel 3 Interrupt
	DMA Channel 4 Interrupt
	DMA Channel 5 Interrupt
	ESAI Receive Data with Exception Status
	ESAI Receive Even Data
	ESAI Receive Data
	ESAI Receive Last Slot
	ESAI Transmit Data with Exception Status
	ESAI Transmit Last Slot
	ESAI Transmit Even Data
	ESAI Transmit Data
	SHI Bus Error
	SHI Receive Overrun Error
	SHI Transmit Underrun Error
	SHI Receive FIFO Full
	SHI Transmit Data
	SHI Receive FIFO Not Empty
	HOST Command Interrupt
	HOST Receive Data Interrupt
	HOST Transmit Data Interrupt
	DAX Transmit Underrun Error
	DAX Block Transferred
	DAX Transmit Register Empty
	TIMER0 Overflow Interrupt
	TIMER0 Compare Interrupt
	TIMER1 Overflow Interrupt
	TIMER1 Compare Interrupt
	TIMER2 Overflow Interrupt
	TIMER2 Compare Interrupt
	ESAI_1 Receive Data with Exception Status

Table 6-5 Interrupt Sources Priorities Within an IPL (continued)

Priority	Interrupt Source
	ESAI_1 Receive Even Data
	ESAI_1 Receive Data
	ESAI_1 Receive Last Slot
	ESAI_1 Transmit Data with Exception Status
	ESAI_1 Transmit Last Slot
	ESAI_1 Transmit Even Data
Lowest	ESAI_1 Transmit Data

Table 6-6 DSP56367 Interrupt Vectors

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$00	3	Hardware $\overline{\text{RESET}}$
VBA:\$02	3	Stack Error
VBA:\$04	3	Illegal Instruction
VBA:\$06	3	Debug Request Interrupt
VBA:\$08	3	Trap
VBA:\$0A	3	Non-Maskable Interrupt ($\overline{\text{NMI}}$)
VBA:\$0C	3	Reserved For Future Level-3 Interrupt Source
VBA:\$0E	3	Reserved For Future Level-3 Interrupt Source
VBA:\$10	0 - 2	IRQA
VBA:\$12	0 - 2	IRQB
VBA:\$14	0 - 2	IRQC
VBA:\$16	0 - 2	IRQD
VBA:\$18	0 - 2	DMA Channel 0
VBA:\$1A	0 - 2	DMA Channel 1
VBA:\$1C	0 - 2	DMA Channel 2
VBA:\$1E	0 - 2	DMA Channel 3
VBA:\$20	0 - 2	DMA Channel 4
VBA:\$22	0 - 2	DMA Channel 5
VBA:\$24	0 - 2	<i>Reserved</i>
VBA:\$26	0 - 2	<i>Reserved</i>
VBA:\$28	0 - 2	DAX Underrun Error

Table 6-6 DSP56367 Interrupt Vectors (continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$2A	0 - 2	DAX Block Transferred
VBA:\$2C	0 - 2	<i>Reserved</i>
VBA:\$2E	0 - 2	DAX Audio Data Empty
VBA:\$30	0 - 2	ESAI Receive Data
VBA:\$32	0 - 2	ESAI Receive Even Data
VBA:\$34	0 - 2	ESAI Receive Data With Exception Status
VBA:\$36	0 - 2	ESAI Receive Last Slot
VBA:\$38	0 - 2	ESAI Transmit Data
VBA:\$3A	0 - 2	ESAI Transmit Even Data
VBA:\$3C	0 - 2	ESAI Transmit Data with Exception Status
VBA:\$3E	0 - 2	ESAI Transmit Last Slot
VBA:\$40	0 - 2	SHI Transmit Data
VBA:\$42	0 - 2	SHI Transmit Underrun Error
VBA:\$44	0 - 2	SHI Receive FIFO Not Empty
VBA:\$46	0 - 2	<i>Reserved</i>
VBA:\$48	0 - 2	SHI Receive FIFO Full
VBA:\$4A	0 - 2	SHI Receive Overrun Error
VBA:\$4C	0 - 2	SHI Bus Error
VBA:\$4E	0 - 2	<i>Reserved</i>
VBA:\$50	0 - 2	<i>Reserved</i>
VBA:\$52	0 - 2	<i>Reserved</i>
VBA:\$54	0 - 2	TIMER0 Compare
VBA:\$56	0 - 2	TIMER0 Overflow
VBA:\$58	0 - 2	TIMER1 Compare
VBA:\$5A	0 - 2	TIMER1 Overflow
VBA:\$5C	0 - 2	TIMER2 Compare
VBA:\$5E	0 - 2	TIMER2 Overflow
VBA:\$60	0 - 2	Host Receive Data Full
VBA:\$62	0 - 2	Host Transmit Data Empty
VBA:\$64	0 - 2	Host Command (Default)
VBA:\$66	0 - 2	<i>Reserved</i>
VBA:\$68	0 - 2	<i>Reserved</i>

Table 6-6 DSP56367 Interrupt Vectors (continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$6A	0 - 2	Reserved
VBA:\$6C	0 - 2	Reserved
VBA:\$6E	0 - 2	Reserved
VBA:\$70	0 - 2	ESAI_1 Receive Data
VBA:\$72	0 - 2	ESAI_1 Receive Even Data
VBA:\$74	0 - 2	ESAI_1 Receive Data With Exception Status
VBA:\$76	0 - 2	ESAI_1 Receive Last Slot
VBA:\$78	0 - 2	ESAI_1 Transmit Data
VBA:\$7A	0 - 2	ESAI_1 Transmit Even Data
VBA:\$7C	0 - 2	ESAI_1 Transmit Data with Exception Status
VBA:\$7E	0 - 2	ESAI_1 Transmit Last Slot
VBA:\$80	0 - 2	Reserved
:	:	:
VBA:\$FE	0 - 2	Reserved

6.5 DMA Request Sources

The DMA Request Source bits (DRS0-DRS4 bits in the DMA Control/Status registers) encode the source of DMA requests used to trigger the DMA transfers. The DMA request sources may be the internal peripherals or external devices requesting service through the \overline{IRQA} , \overline{IRQB} , \overline{IRQC} and \overline{IRQD} pins. The DMA Request Sources are shown in [Table 6-7](#).

Table 6-7 DMA Request Sources

DMA Request Source Bits DRS4...DRS0	Requesting Device
00000	External (\overline{IRQA} pin)
00001	External (\overline{IRQB} pin)
00010	External (\overline{IRQC} pin)
00011	External (\overline{IRQD} pin)
00100	Transfer Done from DMA channel 0
00101	Transfer Done from DMA channel 1
00110	Transfer Done from DMA channel 2

Table 6-7 DMA Request Sources (continued)

DMA Request Source Bits DRS4...DRS0	Requesting Device
00111	Transfer Done from DMA channel 3
01000	Transfer Done from DMA channel 4
01001	Transfer Done from DMA channel 5
01010	DAX Transmit Data
01011	ESAI Receive Data (RDF=1)
01100	ESAI Transmit Data (TDE=1)
01101	SHI HTX Empty
01110	SHI FIFO Not Empty
01111	SHI FIFO Full
10000	HDI08 Receive Data
10001	HDI08 Transmit Data
10010	TIMER0 (TCF=1)
10011	TIMER1 (TCF=1)
10100	TIMER2 (TCF=1)
10101	ESAI_1 Receive Data (RDF=1)
10110	ESAI_1 Transmit Data (TDE=1)
10111-11111	<i>Reserved</i>

6.6 PLL Initialization

6.6.1 PLL Multiplication Factor (MF0-MF11)

The DSP56367 PLL multiplication factor is set to 6 during hardware reset, i.e. the Multiplication Factor Bits MF0-MF11 in the PLL Control Register (PCTL) are set to \$005.

6.6.2 PLL Pre-Divider Factor (PD0-PD3)

The DSP56367 PLL Pre-Divider factor is set to 1 during hardware reset, i.e. the Pre-Divider Factor Bits PD0-PD3 in the PLL Control Register (PCTL) are set to \$0.

6.6.3 Crystal Range Bit (XTLR)

The Crystal Range (XTLR) bit controls the on-chip crystal oscillator transconductance. The on-chip crystal oscillator is not used on the DSP56367 since no XTAL pin is available. The XTLR bit is set to zero during hardware reset in the DSP56367.

6.6.4 XTAL Disable Bit (XTLD)

The XTAL Disable Bit (XTLD) is set to 1 (XTAL disabled) during hardware reset in the DSP56367.

6.7 Device Identification (ID) Register

The Device Identification Register (IDR) is a 24 bit read only factory programmed register used to identify the different DSP56300 core-based family members. This register specifies the derivative number and revision number. This information may be used in testing or by software. [Table 6-8](#) shows the ID register configuration.

Table 6-8 Identification Register Configuration

23	16	15	12	11	0
Reserved		Revision Number		Derivative Number	
\$00		\$0		\$367	

6.8 JTAG Identification (ID) Register

The JTAG Identification (ID) Register is a 32-bit, read-only thought JTAG, factory programmed register used to distinguish the component on a board according to the IEEE 1149.1 standard. [Table 6-9](#) shows the JTAG ID register configuration.

Table 6-9 JTAG Identification Register Configuration

31	28	27	22	21	12	11	1	0
Version Information		Customer Part Number		Sequence Number		Manufacturer Identity		1
0000		000111		0001010010		00000001110		1

6.9 JTAG Boundary Scan Register (BSR)

The boundary scan register (BSR) in the DSP56367 JTAG implementation contains bits for all device signal and clock pins and associated control signals. All bidirectional pins have a single register bit in the boundary scan register for pin data, and are controlled by an associated control bit in the boundary scan register. The boundary scan register bit definitions are described in [Table 6-10](#).

Table 6-10 DSP56367 BSR Bit Definition

Bit #	Pin Name	Pin Type	BSR Cell Type
0	SDO4_1/SDI1_1	—	Control
1	SDO4_1/SDI1_1	Input/Output	Data
2	IRQA	Input	Data
3	IRQB	Input	Data
4	IRQC	Input	Data
5	IRQD	Input	Data
6	D23	Input/Output	Data
7	D22	Input/Output	Data
8	D21	Input/Output	Data
9	D20	Input/Output	Data
10	D19	Input/Output	Data
11	D18	Input/Output	Data
12	D17	Input/Output	Data
13	D16	Input/Output	Data
14	D15	Input/Output	Data
15	D[23:13]	—	Control
16	D14	Input/Output	Data
17	D13	Input/Output	Data
18	D12	Input/Output	Data
19	D11	Input/Output	Data
20	D10	Input/Output	Data
21	D9	Input/Output	Data
22	D8	Input/Output	Data
23	D7	Input/Output	Data
24	D6	Input/Output	Data
25	D5	Input/Output	Data

Bit #	Pin Name	Pin Type	BSR Cell Type
76	FST_1	—	Control
77	FST_1	Input/Output	Data
78	SDO5_1/SDI0_1	—	Control
79	SDO5_1/SDI0_1	Input/Output	Data
80	RES	Input	Data
81	HAD0	—	Control
82	HAD0	Input/Output	Data
83	HAD1	—	Control
84	HAD1	Input/Output	Data
85	HAD2	—	Control
86	HAD2	Input/Output	Data
87	HAD3	—	Control
88	HAD3	Input/Output	Data
89	HAD4	—	Control
90	HAD4	Input/Output	Data
91	HAD5	—	Control
92	HAD5	Input/Output	Data
93	HAD6	—	Control
94	HAD6	Input/Output	Data
95	HAD7	—	Control
96	HAD7	Input/Output	Data
97	HAS/A0	—	Control
98	HAS/A0	Input/Output	Data
99	HA8/A1	—	Control
100	HA8/A1	Input/Output	Data
101	HA9/A2	—	Control

Table 6-10 DSP56367 BSR Bit Definition (continued)

Bit #	Pin Name	Pin Type	BSR Cell Type
26	D4	Input/Output	Data
27	D3	Input/Output	Data
28	D[12:0]	—	Control
29	D2	Input/Output	Data
30	D1	Input/Output	Data
31	D0	Input/Output	Data
32	A17	Output3	Data
33	A16	Output3	Data
34	A15	Output3	Data
35	A[17:9]	—	Control
36	A14	Output3	Data
37	A13	Output3	Data
38	A12	Output3	Data
39	A11	Output3	Data
40	A10	Output3	Data
41	A9	Output3	Data
42	A8	Output3	Data
43	A7	Output3	Data
44	A6	Output3	Data
45	A[8:0]	—	Control
46	A5	Output3	Data
47	A4	Output3	Data
48	A3	Output3	Data
49	A2	Output3	Data
50	A1	Output3	Data
51	A0	Output3	Data

Bit #	Pin Name	Pin Type	BSR Cell Type
102	HA9/A2	Input/Output	Data
103	HCS/A10	—	Control
104	HCS/A10	Input/Output	Data
105	TIO0	—	Control
106	TIO0	Input/Output	Data
107	ACI	—	Control
108	ACI	Input/Output	Data
109	ADO	—	Control
110	ADO	Input/Output	Data
111	HREQ/HTRQ	—	Control
112	HREQ/HTRQ	Input/Output	Data
113	HACK/RRQ	—	Control
114	HACK/RRQ	Input/Output	Data
115	HRW/RD	—	Control
116	HRW/RD	Input/Output	Data
117	HDS/WR	—	Control
118	HDS/WR	Input/Output	Data
119	HCKR	—	Control
120	HCKR	Input/Output	Data
121	HSCKT	—	Control
122	HSCKT	Input/Output	Data
123	SCKR	—	Control
124	SCKR	Input/Output	Data
125	SCKT	—	Control
126	SCKT	Input/Output	Data
127	FSR	—	Control

Table 6-10 DSP56367 BSR Bit Definition (continued)

Bit #	Pin Name	Pin Type	BSR Cell Type
52	BG	Input	Data
53	AA0	—	Control
54	AA0	Output3	Data
55	AA1	—	Control
56	AA1	Output3	Data
57	RD	Output3	Data
58	WR	Output3	Data
59	BB	—	Control
60	BB	Input/Output	Data
61	BR	Output2	Data
62	TA	Input	Data
63	PINIT	Input	Data
64	SCKR_1	—	Control
65	SCKR_1	Input/Output	Data
66	FSR_1	—	Control
67	FSR_1	Input/Output	Data
68	$\overline{RD}, \overline{WR}$	—	Control
69	EXTAL	Input	Data
70	SCKT_1	—	Control
71	SCKT_1	Input/Output	Data
72	CAS	—	Control
73	CAS	Output3	Data
74	AA2	—	Control
75	AA2	Output3	Data

Bit #	Pin Name	Pin Type	BSR Cell Type
128	FSR	Input/Output	Data
129	FST	—	Control
130	FST	Input/Output	Data
131	SDO5/SDI0	—	Control
132	SDO5/SDI0	Input/Output	Data
133	SDO4/SDI1	—	Control
134	SDO4/SDI1	Input/Output	Data
135	SDO3/SDI2	—	Control
136	SDO3/SDI2	Input/Output	Data
137	SDO2/SDI3	—	Control
138	SDO2/SDI3	Input/Output	Data
139	SDO1	—	Control
140	SDO1	Input/Output	Data
141	SDO0	—	Control
142	SDO0	Input/Output	Data
143	HREQ	—	Control
144	HREQ	Input/Output	Data
145	SS	Input	Data
146	SCK/SCL	—	Control
147	SCK/SCL	Input/Output	Data
148	MISO/SDA	—	Control
149	MISO/SDA	Input/Output	Data
150	MOSI/HA0	—	Control
151	MOSI/HA0	Input/Output	Data

7 General Purpose Input / Output

7.1 Introduction

The DSP56362 provides up to 37 bidirectional signals that can be configured as GPIO signals or as peripheral dedicated signals. No dedicated GPIO signals are provided. All of these signals are GPIO by default after reset. The techniques for register programming for all GPIO functionality is very similar between these interfaces. This section describes how signals may be used as GPIO.

7.2 Programming Model

The signals description section of this manual describes the special uses of these signals in detail. There are five groups of these signals which can be controlled separately or as groups:

- Port B: up to 16 GPIO signals (shared with the HDI08 signals)
- Port C: 12 GPIO signals (shared with the ESAI signals)
- Port D: two GPIO signals (shared with the DAX signals)
- Port E: 10 GPIO signals (shared with the ESAI_1 signals)
- Timer: one GPIO signal (shared with the timer/event counter signal)

7.2.1 Port B Signals and Registers

When HDI08 is disabled, all 16 HDI08 signals can be used as GPIO. When HDI08 is enabled, five (HA8, HA9, HCS, HOREQ, and HACK) of the 16 port B signals, if not used as a HDI08 signal, can be configured as GPIO signals. The GPIO functionality of port B is controlled by three registers: host port control register (HPCR), host port GPIO data register (HDR), and host port GPIO direction register (HDDR). These registers are described in [Section 8, "Host Interface \(HDI08\)"](#) of this document.

7.2.2 Port C Signals and Registers

Each of the 12 port C signals not used as an ESAI signal can be configured individually as a GPIO signal. The GPIO functionality of port C is controlled by three registers: port C control register (PCRC), port C direction register (PRRC), and port C data register (PDR). These registers are described in [Section 10, "Enhanced Serial Audio Interface \(ESAI\)"](#).

7.2.3 Port D Signals and Registers

Each of the two Port D signals not used as a DAX signal can be configured individually as a GPIO signal. The GPIO functionality of Port D is controlled by three registers: Port D control register (PCRD), Port D direction register (PRRD) and Port D data register (PDRD). These registers are described in [Section 12, "Digital Audio Transmitter"](#).

7.2.4 Port E Signals and Registers

Port E has 10 signals, shared with the ESAI_1. Six of the ESAI_1 signals have their own pin, so each of the six signals, if not used as an ESAI_1 signal, can be configured individually as a GPIO signal. The other four ESAI_1 signals share pins with the ESAI. For these shared pins, if the pin is not being used by the ESAI, Port C and the ESAI_1, then it may be used as a Port E GPIO signal. The GPIO functionality of port E is controlled by three registers: port E control register (PCRE), port E direction register (PRRE), and port E data register (PDRE). These registers are described in [Section 11, "Enhanced Serial Audio Interface 1 \(ESAI_1\)"](#).

7.2.5 Timer/Event Counter Signals

The timer/event counter signal (TIO), when not used as a timer signal can be configured as a GPIO signal. The signal is controlled by the appropriate timer control status register (TCSR). The register is described in [Section 13, "Timer/Event Counter"](#).

8 Host Interface (HDI08)

8.1 Introduction

The host interface (HDI08) is a byte-wide, full-duplex, double-buffered, parallel port that can be connected directly to the data bus of a host processor. The HDI08 supports a variety of buses and provides glueless connection with a number of industry standard microcomputers, microprocessors, DSPs and DMA hardware.

The host bus can operate asynchronously to the DSP core clock, therefore the HDI08 registers are divided into 2 banks. The host register bank is accessible to the external host and the DSP register bank is accessible to the DSP core.

The HDI08 supports three classes of interfaces:

- Host processor/Microcontroller (MCU) connection interface
- DMA controller interface
- General purpose I/O (GPIO) port

8.2 HDI08 Features

8.2.1 Interface - DSP side

- Mapping:
 - Registers are directly mapped into eight internal X data memory locations
- Data Word:
 - 24-bit (native) data words are supported, as are 8-bit and 16-bit words
- Transfer Modes:
 - DSP to Host
 - Host to DSP
 - Host Command
- Handshaking Protocols:
 - Software polled
 - Interrupt driven
 - Core DMA accesses
- Instructions:
 - Memory-mapped registers allow the standard MOVE instruction to be used to transfer data between the DSP and the external host.
 - Special MOVEP instruction provides for I/O service capability using fast interrupts.

- Bit addressing instructions (e.g. BCHG, BCLR, BSET, BTST, JCLR, JSCLR, JSET, JSSET) simplify I/O service routines.

8.2.2 Interface - Host Side

- Sixteen signals are provided to support non-multiplexed or multiplexed buses:
 - H0-H7/HAD0-HAD7
Host data bus (H7-H0) **or** host multiplexed address/data bus (HAD0-HAD7)
 - HAS/HA0
Address strobe (HAS) **or** Host address line HA0
 - HA8/HA1
Host address line HA8 **or** Host address line HA1
 - HA9/HA2
Host address line HA9 **or** Host address line HA2
 - HRW/HRD
Read/write select (HRW) **or** Read Strobe (HRD)
 - HDS/HWR
Data Strobe (HDS) **or** Write Strobe (HWR)
 - HCS/HA10
Host chip select (HCS) **or** Host address line HA10
 - HOREQ/HTRQ
Host request (HOREQ) **or** Host transmit request (HTRQ)
 - HACK/HRRQ
Host acknowledge (HACK) **or** Host receive request (HRRQ)
- Mapping:
 - HDI08 registers are mapped into eight consecutive byte locations in the external host bus address space.
 - The HDI08 acts as a memory or IO-mapped peripheral for microprocessors, microcontrollers, etc.
- Data Word:
 - 8-bit
- Transfer Modes:
 - Mixed 8-bit, 16-bit and 24-bit data transfers
 - DSP to Host
 - Host to DSP
 - Host Command
- Handshaking Protocols:
 - Software polled
 - Interrupt-driven (Interrupts are compatible with most processors, including the MC68000, 8051, HC11 and Hitachi H8).

- Cycle-stealing DMA with initialization
- Dedicated Interrupts:
 - Separate interrupt lines for each interrupt source
 - Special host commands force DSP core interrupts under host processor control, which are useful for the following:
 - Real-Time Production Diagnostics
 - Debugging Window for Program Development
 - Host Control Protocols
- Interface Capabilities:
 - Glueless interface (no external logic required) to the following:
 - Freescale HC11
 - Hitachi H8
 - 8051 family
 - Thomson P6 family
 - external DMA controllers
 - Minimal glue-logic (pullups, pulldowns) required to interface to the following:
 - ISA bus
 - Freescale 68K family
 - Intel X86 family.

8.3 HDI08 Host Port Signals

If the Host Interface functionality is not required, the 16 pins may be defined as general purpose I/O pins PB0-PB15. When the HDI08 is in use, only five host port signals (HA8, HA9, HCS, HOREQ and HACK) may be individually programmed as GPIO pins if they are not needed for their HDI08 function. Summary of the HDI08 signals.

Table 8-1 HDI08 Signal Summary

HDI08 Port Pin	Multiplexed address/data bus Mode	Non Multiplexed bus Mode	GPIO Mode
HAD0-HAD7	HAD0-HAD7	H0-H7	PB0-PB7
HAS/HA0	HAS/ $\overline{\text{HAS}}$	HA0	PB8
HA8/HA1	HA8	HA1	PB9
HA9/HA2	HA9	HA2	PB10
HCS/HA10	HA10	HCS/ $\overline{\text{HCS}}$	PB13

Table 8-2 Strobe Signals Support Signals

HDI08 Port Pin	Single strobe bus	Dual strobe bus	GPIO Mode
HRW/HRD	HRW	HRD/ $\overline{\text{HRD}}$	PB11
HDS/HWR	HDS/ $\overline{\text{HDS}}$	HWR/ $\overline{\text{HWR}}$	PB12

Table 8-3 Host Request Support Signals

HDI08 Port Pin	Vector required	No vector required	GPIO Mode
HOREQ/HTRQ	HOREQ/ $\overline{\text{HOREQ}}$	HTRQ/ $\overline{\text{HTRQ}}$	PB14
HACK/HRRQ	HACK/ $\overline{\text{HACK}}$	HRRQ/ $\overline{\text{HRRQ}}$	PB15

8.4 HDI08 Block Diagram

Figure 8-1 shows the HDI08 registers. The top row of registers (HCR, HSR, HDDR, HDR, HBAR, HPCR, HOTX, HORX) can be accessed the DSP core. The bottom row of registers (ISR, ICR, CVR, IVR, RXH:RXM:RXL and TXH:TXM:TXL) can be accessed by the host processor.




Figure 8-1 HDI08 Block Diagram

8.5 HDI08 – DSP-Side Programmer’s Model

The DSP core treats the HDI08 as a memory-mapped peripheral occupying eight 24-bit words in X data memory space. The DSP may use the HDI08 as a normal memory-mapped peripheral, employing either standard polled or interrupt-driven programming techniques. Separate transmit and receive data registers are double-buffered to allow the DSP and host processor to transfer data efficiently at high speed. Direct memory mapping allows the DSP core to communicate with the HDI08 registers using standard instructions and addressing modes. In addition, the MOVEP instruction allows direct data transfers between the DSP memory and the HDI08 registers or vice-versa. The HOTX and HORX registers may be serviced by the on-chip DMA controller for data transfers.

The eight host processor registers consists of two data registers and six control registers. All registers can be accessed by the DSP core but not by the external processor.

Data registers are 24-bit registers used for high-speed data transfer to and from the DSP. They are as follows:

- Host Data Receive Register (HORX)
- Host Data Transmit Register (HOTX)

The control registers are 16-bit registers used to control the HDI08 functions. The eight MSBs in the control registers are read by the DSP as zero. The control registers are as follows:

- Host control register (HCR)
- Host status register (HSR)
- Host base address register (HBAR)
- Host port control register (HPCR)
- Host GPIO data direction register (HDDR)
- Host GPIO data register (HDR)

Hardware and software reset disable the HDI08. After reset, the HDI08 signals are configured as GPIO with all pins disconnected.

8.5.1 Host Receive Data Register (HORX)

The 24-bit read-only HORX register is used for host-to-DSP data transfers. The HORX register is loaded with 24-bit data from the transmit data registers (TXH:TXM:TXL) on the host side when both the transmit data register empty TXDE (host side) and host receive data full HRDF (DSP side) bits are cleared. This transfer operation sets both the TXDE and HRDF flags. The HORX register contains valid data when the HRDF bit is set. Reading HORX clears HRDF. The DSP may program the HRIE bit to cause a host receive data interrupt when HRDF is set. Also, a DMA channel may be programmed to read the HORX when HRDF is set.

8.5.2 Host Transmit Data Register (HOTX)

The 24-bit write-only HOTX register is used for DSP- to-host data transfers. Writing to the HOTX register clears the host transfer data empty flag HTDE (DSP side). The contents of the HOTX register are transferred as 24-bit data to the receive byte registers (RXH:RXM:RXL) when both the HTDE flag (DSP side) and receive data full RXDF flag (host side) are cleared. This transfer operation sets the RXDF and HTDE flags. The DSP may set the HTIE bit to cause a host transmit data interrupt when HTDE is set. Also, a DMA Channel may be programmed to write to HOTX when HTDE is set. To prevent the previous data from being overwritten, data should not be written to the HOTX until the HTDE flag is set.

NOTE

When writing data to a peripheral device, there is a two-cycle pipeline delay until any status bits affected by the operation are updated. If the programmer reads any of those status bits within the next two cycles, the bit will not reflect its current status. See the *DSP56300 24-Bit Digital Signal Processor Family Manual*, Freescale publication DSP56300FM for further details.

8.5.3 Host Control Register (HCR)

The HCR is 16-bit read/write control register used by the DSP core to control the HDI08 operating mode. The initialization values for the HCR bits are described in Section [Section 8.5.9, "DSP-Side Registers After Reset"](#). The HCR bits are described in the following paragraphs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								HDM2	HMD1	HDM0	HF3	HF2	HCIE	HTIE	HRIE

- Reserved bit. Read as 0. Should be written with 0 for future compatibility.

Figure 8-2 Host Control Register (HCR) (X:\$FFFC2)

8.5.3.1 HCR Host Receive Interrupt Enable (HRIE) Bit 0

The HRIE bit is used to enable the host receive data interrupt request. When the host receive data full (HRDF) status bit in the host status register (HSR) is set, a host receive data interrupt request occurs if HRIE is set. If HRIE is cleared, HRDF interrupts are disabled.

8.5.3.2 HCR Host Transmit Interrupt Enable (HTIE) Bit 1

The HTIE bit is used to enable the host transmit data empty interrupt request. When the host transmit data empty (HTDE) status bit in the HSR is set, a host transmit data interrupt request occurs if HTIE is set. If HTIE is cleared, HTDE interrupts are disabled.

8.5.3.3 HCR Host Command Interrupt Enable (HCIE) Bit 2

The HCIE bit is used to enable the host command interrupt request. When the host command pending (HCP) status bit in the HSR is set, a host command interrupt request occurs if HCIE is set. If HCIE is cleared, HCP interrupts are disabled. The interrupt address is determined by the host command vector register (CVR).

NOTE

Host interrupt request priorities: If more than one interrupt request source is asserted and enabled (for example, HRDF=1, HCP=1, HRIE=1 and HCIE=1), the HDI08 generates interrupt requests according to the following table:

Table 8-4 HDI08 IRQ

Priority	Interrupt Source
Highest	Host Command (HCP=1)
	Transmit Data (HTDE=1)
Lowest	Receive Data (HRDF=1)

8.5.3.4 HCR Host Flags 2,3 (HF2, HF3) Bits 3-4

HF2 and HF3 bits are used as a general-purpose flags for DSP to host communication. HF2 and HF3 may be set or cleared by the DSP core. HF2 and HF3 are reflected in the interface status register (ISR) on the host side such that if they are modified by the DSP software, the host processor can read the modified values by reading the ISR.

These two flags are not designated for any specific purpose but are general-purpose flags. They can be used individually or as encoded pairs in a simple DSP to host communication protocol, implemented in both the DSP and the host processor software.

8.5.3.5 HCR Host DMA Mode Control Bits (HDM0, HDM1, HDM2) Bits 5-7

The HDM[2:0] bits are used to enable the HDI08 DMA mode operation. The HDI08 DMA mode supports external DMA controller devices connected to the HDI08 on the Host side. This mode should not be confused with the operation of the on-chip DMA controller.

With HDM[2:0] cleared, the HDI08 does not support DMA mode operation and the TREQ and RREQ control bits are used for host processor interrupt control via the external HOREQ output signal (or HRREQ and HTREQ output signals if HDREQ in the ICR is set). Also, in the non-DMA mode, the HACK input signal is used for the MC68000 Family vectored interrupt acknowledge input. If HDM[2:0] are not all cleared, the HDI08 operates as described in [Table 8-5](#).

Table 8-5 HDM[2:0] Functionality

HDM			Mode								
2	1	0	Description	ICR							
0	0	0	DMA operation disabled	INIT		HLEND	HF1	HF0	HDRQ	TREQ	RREQ
1	0	0	DMA Operation Enabled. Host may set HM1 or HM0 in the ICR to enable DMA transfers.	INIT	HM1	HM0	HF1	HF0		TREQ	RREQ

Table 8-5 HDM[2:0] Functionality

HDM			Mode									
2	1	0	Description	ICR								
0	0	1	DMA Mode Data Output Transfers Enabled. (24-Bit words)	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>INIT</td> <td>HDM1</td> <td>HDM0</td> <td>HF1</td> <td>HF0</td> <td style="background-color: #f8d7da;"></td> <td>TREQ</td> <td>RREQ</td> </tr> </table>	INIT	HDM1	HDM0	HF1	HF0		TREQ	RREQ
INIT	HDM1	HDM0	HF1		HF0		TREQ	RREQ				
0	1	0	DMA Mode Data Output Transfers Enabled. (16-Bit words)									
0	1	1	DMA Mode Data Output Transfers Enabled. (8-Bit words)									
1	0	1	DMA Mode Data Input Transfers Enabled. (24-Bit words)									
1	1	0	DMA Mode Data Input Transfers Enabled. (16-Bit words)									
1	1	1	DMA Mode Data Input Transfers Enabled. (8-Bit words)									

If HDM1 or HDM0 are set, the DMA mode is enabled, and the HOREQ signal is used to request DMA transfers (the value of the HM1, HM0, HLEND and HDREQ bits in the ICR have no affect). When the DMA mode is enabled, the HDM2 bit selects the direction of DMA transfers:

- setting HDM2 sets the direction of DMA transfer to be DSP to host and enables the HOREQ signal to request data transfer.
- clearing HDM2 sets the direction of DMA transfer to be host to DSP and enables the HOREQ signal to request data transfer.

The HACK input signal is used as a DMA transfer acknowledge input. If the DMA direction is from DSP to host, the contents of the selected register are driven onto the host data bus when HACK is asserted. If the DMA direction is from host to DSP, the selected register is written from the host data bus when HACK is asserted.

The size of the DMA word to be transferred is determined by the DMA control bits, HDM[1:0]. Only the data registers TXH, TXM, TXL and RXH, RXM, RXL can be accessed in DMA mode. The HDI08 data register selected during a DMA transfer is determined by a 2-bit address counter, which is preloaded with the value in HDM[1:0]. The address counter substitutes for the address bits of the HDI08 during a DMA transfer. The address counter can be initialized with the INIT bit feature. After each DMA transfer on the host data bus, the address counter is incremented to the next register. When the address counter reaches the highest register (RXL or TXL), the address counter is not incremented but is loaded with the value in HDM[1:0]. This allows 8-, 16- or 24-bit data to be transferred in a circular fashion and eliminates the need

for the DMA controller to supply the HA2, HA1, and HA0 signals. For 16- or 24-bit data transfers, the DSP CPU interrupt rate is reduced by a factor of 2 or 3, respectively, from the host request rate – i.e., for every two or three host processor data transfers of one byte each, there is only one 24-bit DSP CPU interrupt.

If HDM1 or HDM0 are set, the HM[1:0] bits in the ICR register reflect the value of HDM[1:0].


The HDM[2:0] bits should be changed only while HEN is cleared in the HPCR.

8.5.3.6 HCR Reserved Bits 8-15

These bits are reserved. They read as zero and should be written with zero for future compatibility.

8.5.4 Host Status Register (HSR)

The HSR is a 16-bit read-only status register used by the DSP to read the status and flags of the HDI08. It cannot be directly accessed by the host processor. The initialization values for the HSR bits are described in Section [Section 8.5.9, "DSP-Side Registers After Reset"](#). The HSR bits are described in the following paragraphs.



- Reserved bit. Read as 0. Should be written with 0 for future compatibility.

Figure 8-3 Host Status Register (HSR) (X:FFFFC3)

8.5.4.1 HSR Host Receive Data Full (HRDF) Bit 0

The HRDF bit indicates that the host receive data register (HORX) contains data from the host processor. HRDF is set when data is transferred from the TXH:TXM:TXL registers to the HORX register. HRDF is cleared when HORX is read by the DSP core. If HRDF is set the HDI08 generates a receive data full DMA request, if enabled by a DSP core DMA Channel. If HRDF is set when HRIE is set, a host receive data interrupt request is generated. HRDF can also be cleared by the host processor using the initialize function.

8.5.4.2 HSR Host Transmit Data Empty (HTDE) Bit 1

The HTDE bit indicates that the host transmit data register (HOTX) is empty and can be written by the DSP core. HTDE is set when the HOTX register is transferred to the RXH:RXM:RXL registers. HTDE is cleared when HOTX is written by the DSP core. If HTDE is set the HDI08 generates a transmit data empty DMA request, if enabled by a DSP core DMA Channel. If HTDE is set when HTIE is set, a host transmit data interrupt request is generated. HTDE can also be set by the host processor using the initialize function.

8.5.4.3 HSR Host Command Pending (HCP) Bit 2

The HCP bit indicates that the host has set the HC bit and that a host command interrupt is pending. The HCP bit reflects the status of the HC bit in the command vector register (CVR). HC and HCP are cleared

by the HDI08 hardware when the interrupt request is serviced by the DSP core. The host can clear HC, which also clears HCP.

8.5.4.4 HSR Host Flags 0,1 (HF0,HF1) Bits 3-4

HF0 and HF1 bits are used as a general-purpose flags for host to DSP communication. HF0 and HF1 may be set or cleared by the host. HF0 and HF1 reflect the status of host flags HF0 and HF1 in the ICR register on the host side.

These two flags are not designated for any specific purpose but are general-purpose flags. They can be used individually or as encoded pairs in a simple host to DSP communication protocol, implemented in both the DSP and the host Processor software.

8.5.4.5 HSR Reserved Bits 5-6, 8-15

These bits are reserved. They read as zero and should be written with zero for future compatibility.

8.5.4.6 HSR DMA Status (DMA) Bit 7


The DMA status bit is set when the DMA mode of operation is enabled, and is cleared when the DMA mode is disabled. The DMA mode is enabled under the following conditions:

- HCR bits HDM[2:0] = 100 and the host processor has enabled the DMA mode by setting either or both the ICR bits HM1 and HM0
- Either or both of the HCR bits HDM1 and HDM0 have been set

When the DMA bit is zero, the channel not in use can be used for polled or interrupt operation by the DSP.

8.5.5 Host Base Address Register (HBAR)

The HBAR is used in multiplexed bus modes. This register selects the base address where the host side registers are mapped into the bus address space. The address from the host bus is compared with the base address as programmed in the base address register. If the addresses match, an internal chip select is generated. The use of this register by the chip select logic is shown in [Figure 8-5](#).



- Reserved bit. Read as 0. Should be written with 0, for future compatibility.

Figure 8-4 Host Base Address Register (HBAR) (X:\$FFFFC5)

8.5.5.1 HBAR Base Address (BA[10:3]) Bits 0-7

These bits define the base address where the host side registers are mapped into the bus address space.

8.5.5.2 HBAR Reserved Bits 8-15

These bits are reserved. They read as zero and should be written with zero for future compatibility.




Figure 8-5 Self Chip Select logic

8.5.6 Host Port Control Register (HPCR)

The HPCR is a 16-bit read/write control register used by the DSP to control the HDI08 operating mode. The initialization values for the HPCR bits are described in Section [Section 8.5.9, "DSP-Side Registers After Reset"](#). The HPCR bits are described in the following paragraphs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HAP	5HRP	HCSP	HD DS	HMUX	HASP	HDSP	HROD		HEN	HAEN	HREN	HCS EN	HA9EN	HA8EN	HGEN

- Reserved bit. Read as 0. Should be written with 0, for future compatibility.

Figure 8-6 Host Port Control Register (HPCR) (X:\$FFFC4)

NOTE

To assure proper operation of the HDI08, the HPCR bits HAP, HRP, HCSP, HD DS, HMUX, HASP, HDSP, HROD, HAEN and HREN should be changed only if HEN is cleared. Also, the HPCR bits HAP, HRP, HCSP, HD DS, HMUX, HASP, HDSP, HROD, HAEN, HREN, HCS EN, HA9EN and HA8EN should not be set when HEN is set or simultaneously with setting HEN.

8.5.6.1 HPCR Host GPIO Port Enable (HGEN) Bit 0

If the HGEN bit is set, pins configured as GPIO are enabled. If this bit is cleared, pins configured as GPIO are disconnected: outputs are high impedance, inputs are electrically disconnected. Pins configured as HDI08 are not affected by the state of HGEN.

8.5.6.2 HPCR Host Address Line 8 Enable (HA8EN) Bit 1

If the HA8EN bit is set and the HDI08 is used in multiplexed bus mode, then HA8/HA1 is used as host address line 8 (HA8). If this bit is cleared and the HDI08 is used in multiplexed bus mode, then HA8/HA1 is configured as GPIO pin according to the value of HDDR and HDR registers. HA8EN is ignored when the HDI08 is not in the multiplexed bus mode (HMUX=0).

8.5.6.3 HPCR Host Address Line 9 Enable (HA9EN) Bit 2

If the HA9EN bit is set and the HDI08 is used in multiplexed bus mode, then HA9/HA2 is used as host address line 9 (HA9). If this bit is cleared and the HDI08 is used in multiplexed bus mode, then HA9/HA2 is configured as GPIO pin according to the value of HDDR and HDR registers. HA9EN is ignored when the HDI08 is not in the multiplexed bus mode (HMUX=0).

8.5.6.4 HPCR Host Chip Select Enable (HCSEN) Bit 3

If the HCSEN bit is set, then HCS/HA10 is used as host chip select (HCS) in the non-multiplexed bus mode (HMUX=0), and as host address line 10 (HA10) in the multiplexed bus mode (HMUX=1). If this bit is cleared, then HCS/HA10 is configured as GPIO pin according to the value of HDDR and HDR registers.

8.5.6.5 HPCR Host Request Enable (HREN) Bit 4

The HREN bit controls the host request signals. If HREN is set and the HDI08 is in the single host request mode (HDRQ=0 in the ICR), HOREQ/HTRQ is configured as the host request (HOREQ) output.

If HREN is set in the double host request mode (HDRQ=1 in the ICR), HOREQ/HTRQ is configured as the host transmit request (HTRQ) output and HACK/HRRQ as the host receive request (HRRQ) output.

If HREN is cleared, HOREQ/HTRQ and HACK/HRRQ are configured as GPIO pins according to the value of HDDR and HDR registers.

8.5.6.6 HPCR Host Acknowledge Enable (HAEN) Bit 5

The HAEN bit controls the HACK signal. In the single host request mode (HDRQ=0 in the ICR), if HAEN and HREN are both set, HACK/HRRQ is configured as the host acknowledge (HACK) input. If HAEN or HREN is cleared, HACK/HRRQ is configured as a GPIO pin according to the value of HDDR and HDR registers. In the double host request mode (HDRQ=1 in the ICR), HAEN is ignored.

8.5.6.7 HPCR Host Enable (HEN) Bit 6

If the HEN bit is set, the HDI08 operation is enabled as Host Interface. If cleared, the HDI08 is not active, and all the HDI08 pins are configured as GPIO pins according to the value of HDDR and HDR registers.

8.5.6.8 HPCR Reserved Bit 7

This bit is reserved. It reads as zero and should be written with zero for future compatibility.

8.5.6.9 HPCR Host Request Open Drain (HROD) Bit 8

The HROD bit controls the output drive of the host request signals. In the single host request mode (HDRQ=0 in ICR), if HROD is cleared and host requests are enabled (HREN=1 and HEN=1 in HPCR), the HOREQ signal is always driven. If HROD is set and host requests are enabled, the HOREQ signal is an open drain output.

In the double host request mode (HDRQ=1 in the ICR), if HROD is cleared and host requests are enabled (HREN=1 and HEN=1 in the HPCR), the HTRQ and HRRQ signals are always driven. If HROD is set and host requests are enabled, the HTRQ and HRRQ signals are open drain outputs.

8.5.6.10 HPCR Host Data Strobe Polarity (HDSP) Bit 9

If the HDSP bit is cleared, the data strobe signals are configured as active low inputs, and data is transferred when the data strobe is low. If HDSP is set, the data strobe signals are configured as active high inputs, and data is transferred when the data strobe is high. The data strobe signals are either HDS by itself or HRD and HWR together.

8.5.6.11 HPCR Host Address Strobe Polarity (HASP) Bit 10

If the HASP bit is cleared, the address strobe ($\overline{\text{HAS}}$) signal is an active low input, and the address on the host address/data bus is sampled when the $\overline{\text{HAS}}$ signal is low. If HASP is set, HAS is an active high address strobe input, and the address on the host address/data bus 8 is sampled when the HAS signal is high.

8.5.6.12 HPCR Host Multiplexed bus (HMUX) Bit 11

If the HMUX bit is set, the HDI08 latches the lower portion of a multiplexed address/data bus. In this mode the internal address line values of the host registers are taken from the internal latch. If HMUX is cleared, it indicates that the HDI08 is connected to a non-multiplexed type of bus, and the address lines are taken from the HDI08 input signals.

8.5.6.13 HPCR Host Dual Data Strobe (HDDS) Bit 12

If the HDDS bit is cleared, the HDI08 operates in the single strobe bus mode. In this mode, the bus has a single data strobe signal for both reads and writes. If HDDS is set, the HDI08 operates in the dual strobe bus mode. In this mode, the bus has two separate data strobes, one for data reads, the other for data writes. See [Figure 8-7](#) and [Figure 8-8](#) for more information on the two types of buses.




Figure 8-7 Single strobe bus




Figure 8-8 Dual strobes bus

8.5.6.14 HPCR Host Chip Select Polarity (HCSP) Bit 13

If the HCSP bit is cleared, the chip select ($\overline{\text{HCS}}$) signal is configured as an active low input and the HDI08 is selected when the $\overline{\text{HCS}}$ signal is low. If HCSP is set, HCS is configured as an active high input and the HDI08 is selected when the HCS signal is high. This bit is ignored in the multiplexed mode.

8.5.6.15 HPCR Host Request Polarity (HRP) Bit 14

The HRP bit controls the polarity of the host request signals. In the single host request mode (HDRQ=0 in the ICR), if HRP is cleared and host requests are enabled (HREN=1 and HEN=1 in the HPCR), the $\overline{\text{HOREQ}}$ signal is an active low output. If HRP is set and host requests are enabled, the HOREQ signal is an active high output.

In the double host request mode (HDRQ=1 in the ICR), if HRP is cleared and host requests are enabled (HREN=1 and HEN=1 in the HPCR), the $\overline{\text{HTRQ}}$ and $\overline{\text{HRRQ}}$ signals are active low outputs. If HRP is set and host requests are enabled, the HTRQ and HRRQ signals are active high outputs.

8.5.6.16 HPCR Host Acknowledge Polarity (HAP) Bit 15

If the HAP bit is cleared, the host acknowledge ($\overline{\text{HACK}}$) signal is configured as an active low input, and the HDI08 drives the contents of the HIVR register onto the host bus when the $\overline{\text{HACK}}$ signal is low. If HAP is set, HACK is configured as an active high input, and the HDI08 outputs the contents of the HIVR register when the HACK signal is high.

8.5.7 Data direction register (HDDR)

The HDDR controls the direction of the data flow for each of the HDI08 pins configured as GPIO. Even when the HDI08 is used as the host interface, some of its unused signals may be configured as GPIO pins. For information on the HDI08 GPIO configuration options, see Section 8.6.8, "General Purpose INPUT/OUTPUT (GPIO)". If bit DRxx is set, the corresponding HDI08 pin is configured as an output signal. If bit DRxx is cleared, the corresponding HDI08 pin is configured as an input signal. See Table 8-6.




Figure 8-9 Host Data Direction Register (HDDR) (X:\$FFFC8)

8.5.8 Host Data Register (HDR)

The HDR register holds the data value of the corresponding bits of the HDI08 pins which are configured as GPIO pins. The functionality of the Dxx bit depends on the corresponding HDDR bit (DRxx). See [Table 8-6](#).




Figure 8-10 Host Data Register (HDR) (X:\$FFFC9)

Table 8-6 HDR and HDDR Functionality

HDDR	HDR	
DRxx	Dxx	
	GPIO pin ¹	non-GPIO pin ¹
0	Read only bit. The value read is the binary value of the pin. The corresponding pin is configured as an input.	Read only bit. Does not contain significant data.
1	Read/write bit. The value written is the value read. The corresponding pin is configured as an output, and is driven with the data written to Dxx.	Read/write bit. The value written is the value read.

¹ Defined by the selected configuration

8.5.9 DSP-Side Registers After Reset

[Table 8-7](#) shows the results of the four reset types on the bits in each of the HDI08 registers accessible by the DSP core. The hardware reset (HW) is caused by the $\overline{\text{RESET}}$ signal. The software reset (SW) is caused by executing the RESET instruction. The individual reset (IR) is caused by clearing the HEN bit (HPCR bit 6). The stop reset (ST) is caused by executing the STOP instruction.

Table 8-7 DSP-Side Registers after Reset

Register Name	Register Data	Reset Type			
		HW Reset	SW Reset	IR Reset	ST Reset
HCR	All bits	0	0	—	—
HPCR	All bits	0	0	—	—
HSR	HF[1:0]	0	0	—	—
	HCP	0	0	0	0
	HTDE	1	1	1	1
	HRDF	0	0	0	0
	DMA	0	0	—	—
HBAR	BA[10:3]	\$80	\$80	—	—
HDDR	DR[15:0]	0	0	—	—
HDR	D[15:0]	—	—	—	—
HORX	HORX[23:0]	empty	empty	empty	empty
HOTX	HOTX[23:0]	empty	empty	empty	empty

Note: A long dash (—) denotes that the register value is not affected by the specified reset.

8.5.10 Host Interface DSP Core Interrupts

The HDI08 may request interrupt service from either the DSP core or the host processor. The DSP core interrupts are internal and do not require the use of an external interrupt pin. When the appropriate interrupt enable bit in the HCR is set, an interrupt condition caused by the host processor sets the appropriate bit in the HSR, generating an interrupt request to the DSP core. The DSP core acknowledges interrupts caused by the host processor by jumping to the appropriate interrupt service routine. The three possible interrupts are as follows:

- Host command
- Transmit data register empty
- Receive data register full

Although there is a set of vectors reserved for host command use, the host command can access any interrupt vector in the interrupt vector table. The DSP interrupt service routine must read or write the appropriate HDI08 register (clearing HRDF or HTDE, for example) to clear the interrupt. In the case of host command interrupts, the interrupt acknowledge from the DSP core program controller clears the pending interrupt condition. [Figure 8-11](#) illustrates the HSR-HCR operation.




Figure 8-11 HSR-HCR Operation

8.6 HDI08 – External Host Programmer’s Model

The HDI08 has been designed to provide a simple, high speed interface to a host processor. To the host bus, the HDI08 appears to be eight byte-wide registers. Separate transmit and receive data registers are double-buffered to allow the DSP core and host processor to transfer data efficiently at high speed. The host may access the HDI08 asynchronously by using polling techniques or interrupt-based techniques.

The HDI08 appears to the host processor as a memory-mapped peripheral occupying 8 bytes in the host processor address space (See [Table 8-8](#)). The eight HDI08 include the following:

- A control register (ICR)
- A status register (ISR)
- Three data registers (RXH/TXH, RXM/TXM and RXL/TXL)
- Two vector registers (IVR and CVR)

These registers can be accessed only by the host processor.

Host processors may use standard host processor instructions (e.g., byte move) and addressing modes to communicate with the HDI08 registers. The HDI08 registers are aligned so that 8-bit host processors can use 8/16/24-bit load and store instructions for data transfers. The HOREQ/HTRQ and HACK/HRRQ handshake flags are provided for polled or interrupt-driven data transfers with the host processor. Because the DSP interrupt response, most host microprocessors can load or store data at their maximum programmed I/O instruction rate without testing the handshake flags for each transfer. If full handshake is not needed, the host processor can treat the DSP as a fast device, and data can be transferred between the host processor and the DSP at the fastest host processor data rate.

One of the most innovative features of the host interface is the host command feature. With this feature, the host processor can issue vectored interrupt requests to the DSP core. The host may select any of 128 DSP interrupt routines to be executed by writing a vector address register in the HDI08. This flexibility allows the host programmer to execute up to 128 pre-programmed functions inside the DSP. For example, host interrupts can allow the host processor to read or write DSP registers (X, Y, or program memory locations), force interrupt handlers (e.g. \overline{IRQA} , \overline{IRQB} , etc. interrupt routines), and perform control and debugging operations if interrupt routines are implemented in the DSP to perform these tasks.

Table 8-8 HDI08 Host Side Register Map

Host Address	Big Endian HLEND=0	Little Endian HLEND=1	Function
0	ICR	ICR	Interface Control
1	CVR	CVR	Command Vector
2	ISR	ISR	Interface Status
3	IVR	IVR	Interrupt Vector
4	00000000	00000000	Unused
5	RXH/TXH ¹	RXL/TXL	Receive/Transmit Bytes
6	RXM/TXM	RXM/TXM	
7	RXL/TXL	RXH/TXH	
	↕	↕	
	Host Data Bus H0 - H7	Host Data Bus H0 - H7	

¹ The RXH/TXH register is always mapped to the most significant byte of the DSP word.

8.6.1 Interface Control Register (ICR)

The ICR is an 8-bit read/write control register used by the host processor to control the HDI08 interrupts and flags. The ICR cannot be accessed by the DSP core. The ICR is a read/write register, which allows the use of bit manipulation instructions on control register bits. The control bits are described in the following paragraphs.

Bits 2, 5 and 6 of the ICR are affected by the condition of HDM[2:0] (HCR bits 5-7), as shown in [Figure 8-12](#).

HDI08 – External Host Programmer’s Model

	7	6	5	4	3	2	1	0
For HDM[2:0]=000	INIT		HLEND	HF1	HF0	HDRQ	TREQ	RREQ
For HDM[2:0]=100	INIT	HM1	HM0	HF1	HF0		TREQ	RREQ
For HDM1=1 and/or HDM0=1	INIT	HDM1	HDM0	HF1	HF0		TREQ	RREQ

HDM[1:0] - These read-only bits reflect the value of the HDM[1:0] bits in the HCR.

- Reserved bit. Read as 0. Should be written with 0 for future compatibility.

Figure 8-12 Interface Control Register (ICR)

8.6.1.1 ICR Receive Request Enable (RREQ) Bit 0

In interrupt mode (HDM[2:0]=000 or HM[1:0]=00), RREQ is used to enable host receive data requests via the host request (HOREQ or HRRQ) signal when the receive data register full (RXDF) status bit in the ISR is set. If RREQ is cleared, RXDF requests are disabled. If RREQ is set, the host request signal (HOREQ or HRRQ) is asserted if RXDF is set.

In the DMA modes where HDM[2:0]=100 and (HM1≠0 or HM0≠0), RREQ must be set and TREQ must be cleared to direct DMA transfers from DSP to host. In the other DMA modes, RREQ is ignored.

[Table 8-9](#) summarizes the effect of RREQ and TREQ on the HOREQ, HTRQ and HRRQ signals.

8.6.1.2 ICR Transmit Request Enable (TREQ) Bit 1

In interrupt mode (HDM[2:0]=000 or HM[1:0]=00), TREQ is used to enable host transmit data requests via the host request (HOREQ or HTRQ) signal when the transmit data register empty (TXDE) status bit in the ISR is set. If TREQ is cleared, TXDE requests are disabled. If TREQ is set, the host request signal (HOREQ or HTRQ) is asserted if TXDE is set.

In the DMA modes where HDM[2:0]=100 and (HM1≠0 or HM0≠0), TREQ must be set and RREQ must be cleared to direct DMA transfers from host to DSP. In the other DMA modes, TREQ is ignored.

[Table 8-9](#) summarizes the effect of RREQ and TREQ on the HOREQ, HTRQ and HRRQ signals.

Table 8-9 TREQ RREQ Interrupt Mode (HDM[2:0]=000 or HM[1:0]=00)

TREQ	RREQ	HDRQ=0		HDRQ=1	
		HOREQ signal		HTRQ signal	HRRQ signal
0	0	No Interrupts (Polling)		No Interrupts (Polling)	No Interrupts (Polling)
0	1	RXDF Request (Interrupt)		No Interrupts (Polling)	RXDF Request (Interrupt)
1	0	TXDE Request (Interrupt)		TXDE Request (Interrupt)	No Interrupts (Polling)
1	1	RXDF and TXDE Requests (Interrupts)		TXDE Request (Interrupt)	RXDF Request (Interrupt)

Table 8-10 TREQ RREQ DMA Mode (HM1≠0 or HM0≠0)

TREQ	RREQ	HDRQ=0		HDRQ=1	
		HOREQ signal		HTRQ signal	HRRQ signal
0	0	No DMA request		No DMA request	No DMA request
0	1	DSP to Host Request (RX)		No DMA request	DSP to Host Request (RX)
1	0	Host to DSP Request (TX)		Host to DSP Request (TX)	No DMA request
1	1	Reserved		Reserved	Reserved

8.6.1.3 ICR Double Host Request (HDRQ) Bit 2

The HDRQ bit determines the functions of the HOREQ/HTRQ and HACK/HRRQ signals as shown in [Table 8-11](#).

Table 8-11 HDRQ

HDRQ	HOREQ/HTRQ pin	HACK/HRRQ pin
0	HOREQ signal	HACK signal
1	HTRQ signal	HRRQ signal

8.6.1.4 ICR Host Flag 0 (HF0) Bit 3

The HF0 bit is used as a general purpose flag for host-to-DSP communication. HF0 may be set or cleared by the host processor and cannot be changed by the DSP core. HF0 is reflected in the HSR on the DSP side of the HDI08.

8.6.1.5 ICR Host Flag 1 (HF1) Bit 4

The HF1 bit is used as a general purpose flag for host-to-DSP communication. HF1 may be set or cleared by the host processor and cannot be changed by the DSP core. HF1 is reflected in the HSR on the DSP side of the HDI08.

8.6.1.6 ICR Host Little Endian (HLEND) Bit 5

If the HLEND bit is cleared, the HDI08 can be accessed by the host in big endian byte order. If set, the HDI08 can be accessed by the host in little endian byte order. If the HLEND bit is cleared, the RXH/TXH register is located at address \$5, the RXM/TXM register is located at address \$6, and the RXL/TXL register is located at address \$7. If the HLEND bit is set, the RXH/TXH register is located at address \$7, the RXM/TXM register is located at address \$6, and the RXL/TXL is located at address \$5. See [Table 8-8](#) for an illustration of the effect of HLEND.

The HLEND function is available only if HDM[2:0]=000 in the host control register (HCR). When HLEND is available, the ICR bit 6 has no function and should be regarded as reserved.

8.6.1.7 ICR Host Mode Control (HM1 and HM0 bits) Bits 5-6

Bits 6 and 5 function as read/write HM[1:0] bits only when the HCR bits HDM[2:0]=100 (See [Table 8-5](#)). The HM0 and HM1 bits select the transfer mode of the HDI08, as shown in [Table 8-12](#).

Table 8-12 Host Mode Bit Definition

HM1	HM0	Mode
0	0	Interrupt Mode (DMA Off)
0	1	DMA Mode (24 Bit)
1	0	DMA Mode (16 Bit)
1	1	DMA Mode (8 Bit)

When both HM1 and HM0 are cleared, the DMA mode is disabled and the interrupt mode is enabled. In interrupt mode, the TREQ and RREQ control bits are used for host processor interrupt control via the external HOREQ output signal, and the HACK input signal is used for the MC68000 Family vectored interrupt acknowledge input.

When HM1 and/or HM0 are set, they enable the DMA mode and determine the size of the DMA word to be transferred. In the DMA mode, the HOREQ signal is used to request DMA transfers, the TREQ and RREQ bits select the direction of DMA transfers (see [Table 8-10](#)), and the HACK input signal is used as a DMA transfer acknowledge input. If the DMA direction is from DSP to host, the contents of the selected register are enabled onto the host data bus when HACK is asserted. If the DMA direction is from host to DSP, the selected register is written from the host data bus when HACK is asserted.

The size of the DMA word to be transferred is determined by the DMA control bits, HM0 and HM1. The HDI08 host side data register selected during a DMA transfer is determined by a 2-bit address counter, which is preloaded with the value in HM1 and HM0. The address counter substitutes for the HA1 and HA0 host address signals of the HDI08 during a DMA transfer. The host address signal HA2 is forced to one during each DMA transfer. The address counter can be initialized with the INIT bit feature. After each DMA transfer on the host data bus, the address counter is incremented to the next data register. When the address counter reaches the highest register (RXL or TXL), the address counter is not incremented but is loaded with the value in HM1 and HM0. This allows 8-, 16- or 24-bit data to be transferred in a circular fashion and eliminates the need for the DMA controller to supply the HA2, HA1, and HA0 address signals.

For 16- or 24-bit data transfers, the DSP CPU interrupt rate is reduced by a factor of 2 or 3, respectively, from the host request rate – i.e., for every two or three host processor data transfers of one byte each, there is only one 24-bit DSP CPU interrupt.

If either HDM1 or HDM0 in the HCR register are set, bits 6 and 5 become read-only bits that reflect the value of HDM[1:0].

8.6.1.8 ICR Initialize Bit (INIT) Bit 7

The INIT bit is used by the host processor to force initialization of the HDI08 hardware. During initialization, the HDI08 transmit and receive control bits are configured.

Using the INIT bit to initialize the HDI08 hardware may or may not be necessary, depending on the software design of the interface.

The type of initialization done when the INIT bit is set depends on the state of TREQ and RREQ in the HDI08. The INIT command, which is local to the HDI08, is designed to conveniently configure the HDI08 into the desired data transfer mode. The effect of the INIT command is described in [Table 8-13](#). When the host sets the INIT bit, the HDI08 hardware executes the INIT command. The interface hardware clears the INIT bit after the command has been executed.

Table 8-13 INIT Command Effect

TREQ	RREQ	After INIT Execution	Transfer Direction Initialized
0	0	INIT=0	None
0	1	INIT=0; RXDF=0; HTDE=1	DSP to Host
1	0	INIT=0; TXDE=1; HRDF=0	Host to DSP
1	1	INIT=0; RXDF=0; HTDE=1; TXDE=1; HRDF=0	Host to/from DSP

8.6.2 Command Vector Register (CVR)

The CVR is used by the host processor to cause the DSP core to execute an interrupt. The host command feature is independent of any of the data transfer mechanisms in the HDI08. It can be used to invoke execution of any of the 128 possible interrupt routines in the DSP core.




Figure 8-13 Command Vector Register (CVR)

8.6.2.1 CVR Host Vector (HV[6:0]) Bits 0–6

The seven HV bits select the host command interrupt address to be used by the host command interrupt logic. When the host command interrupt is recognized by the DSP interrupt control logic, the address of the interrupt routine taken is 2 * HV. The host can write HC and HV in the same write cycle.

The host processor can select the starting address of any of the 128 possible interrupt routines in the DSP by writing the interrupt routine address divided by 2 into the HV bits. The host processor can thus force execution of any of the existing interrupt handlers (\overline{IRQA} , \overline{IRQB} , etc.) and can use any of the reserved or otherwise unused addresses provided they have been pre-programmed in the DSP. HV[6:0] is set to \$32 (vector location \$0064) by hardware, software, individual and stop resets.

8.6.2.2 CVR Host Command Bit (HC) Bit 7

The HC bit is used by the host processor to handshake the execution of host command interrupts. Normally, the host processor sets HC to request the host command interrupt from the DSP core. When the host command interrupt is acknowledged by the DSP core, the HC bit is cleared by the HDI08 hardware. The host processor can read the state of HC to determine when the host command has been accepted. After setting HC, the host must not write to the CVR again until HC is cleared by the HDI08 hardware. Setting HC causes the host command pending (HCP) in the HSR to be set. The host can write to the HC and HV bits in the same write cycle.

8.6.3 Interface Status Register (ISR)

The ISR is an 8-bit read-only status register used by the host processor to interrogate the status and flags of the HDI08. The host processor can write to this address without affecting the internal state of the HDI08, which is useful if the user desires to access all of the HDI08 registers by stepping through the HDI08 addresses. The ISR cannot be accessed by the DSP core. The ISR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
HREQ			HF3	HF2	TRDY	TXDE	RXDF

- Reserved bit. Read as 0. Should be written with 0 for future compatibility.

Figure 8-14 Interface Status Register (ISR)

8.6.3.1 ISR Receive Data Register Full (RXDF) Bit 0

The RXDF bit indicates that the receive byte registers (RXH:RXM:RXL) contain data from the DSP core and may be read by the host processor. RXDF is set when the contents of HOTX is transferred to the receive byte registers. RXDF is cleared when the receive data (RXL or RXH according to HLEND bit) register is read by the host processor. RXDF can be cleared by the host processor using the initialize function. RXDF may be used to assert the external HOREQ signal if the RREQ bit is set. Regardless of whether the RXDF interrupt is enabled, RXDF indicates whether the RX registers are full and data can be latched out (so that polling techniques may be used by the host processor).

8.6.3.2 ISR Transmit Data Register Empty (TXDE) Bit 1

The TXDE bit indicates that the transmit byte registers (TXH:TXM:TXL) are empty and can be written by the host processor. TXDE is set when the contents of the transmit byte registers are transferred to the HORX register. TXDE is cleared when the transmit (TXL or TXH according to HLEND bit) register is written by the host processor. TXDE can be set by the host processor using the initialize feature. TXDE

may be used to assert the external HOREQ signal if the TREQ bit is set. Regardless of whether the TXDE interrupt is enabled, TXDE indicates whether the TX registers are full and data can be latched in (so that polling techniques may be used by the host processor).

8.6.3.3 ISR Transmitter Ready (TRDY) Bit 2

The TRDY status bit indicates that TXH:TXM:TXL and the HORX registers are empty.

$$TRDY = TXDE \bullet \overline{HRDF}$$

If TRDY is set, the data that the host processor writes to TXH:TXM:TXL is immediately transferred to the DSP side of the HDI08. This feature has many applications. For example, if the host processor issues a host command which causes the DSP core to read the HORX, the host processor can be guaranteed that the data it just transferred to the HDI08 is what is being received by the DSP core.

8.6.3.4 ISR Host Flag 2 (HF2) Bit 3

The HF2 bit in the ISR indicates the state of host flag 2 in the HCR on the DSP side. HF2 can be changed only by the DSP (see Section [Section 8.5.3.4, "HCR Host Flags 2,3 \(HF2, HF3\) Bits 3-4"](#)).

8.6.3.5 ISR Host Flag 3 (HF3) Bit 4

The HF3 bit in the ISR indicates the state of host flag 3 in the HCR on the DSP side. HF3 can be changed only by the DSP (see Section [Section 8.5.3.4, "HCR Host Flags 2,3 \(HF2, HF3\) Bits 3-4"](#)).

8.6.3.6 ISR Reserved Bits 5-6

These bits are reserved. They read as zero and should be written with zero for future compatibility.

8.6.3.7 ISR Host Request (HREQ) Bit 7

The HREQ bit indicates the status of the external host request output signal (HOREQ) if HDRQ is cleared. If HDRQ is set, it indicates the status of the external transmit and receive request output signals (HTRQ and HRRQ).

Table 8-14 Host Request Status (HREQ)

HREQ	Status [HDRQ=0]	Status [HDRQ=1]
0	HOREQ deasserted; no host processor interrupt is requested	HTRQ and HRRQ deasserted; no host processor interrupts are requested
1	HOREQ asserted; a host processor interrupt is requested	HTRQ and/or HRRQ asserted; host processor interrupts are requested

The HREQ bit may be set from either or both of two conditions – either the receive byte registers are full or the transmit byte registers are empty. These conditions are indicated by the ISR RXDF and TXDE status bits, respectively. If the interrupt source has been enabled by the associated request enable bit in the ICR, HREQ is set if one or more of the two enabled interrupt sources is set.

8.6.4 Interrupt Vector Register (IVR)

The IVR is an 8-bit read/write register which typically contains the interrupt vector number used with MC68000 Family processor vectored interrupts. Only the host processor can read and write this register. The contents of IVR are placed on the host data bus (H0–H7) when both the HOREQ and HACK signals are asserted. The contents of this register are initialized to \$0F by hardware or software reset, which corresponds to the uninitialized interrupt vector in the MC68000 Family.

7	6	5	4	3	2	1	0
IV7	IV6	IV5	IV4	IV3	IV2	IV1	IV0

Figure 8-15 Interrupt Vector Register (IVR)

8.6.5 Receive Byte Registers (RXH:RXM:RXL)

The receive byte registers are viewed by the host processor as three 8-bit read-only registers. These registers are the receive high register (RXH), the receive middle register (RXM) and the receive low register (RXL). They receive data from the high, middle and low bytes, respectively, of the HOTX register and are selected by the external host address inputs (HA2, HA1 and HA0) during a host processor read operation.

The memory locations of the receive byte registers are determined by the HLEND bit in the ICR. If the HLEND bit is set, the RXH is located at address \$7, RXM at \$6 and RXL at \$5. If the HLEND bit is cleared, the RXH is located at address \$5, RXM at \$6 and RXL at \$7.

When data is transferred from the HOTX register to the receive byte registers, the receive data register full (RXDF) bit is set. The host processor may program the RREQ bit to assert the external HOREQ/HRRQ signal when RXDF is set. This indicates that the HDI08 has a full word (either 8, 16 or 24 bits) for the host processor. When the host reads the receive byte register at host address \$7, the RXDF bit is cleared.

8.6.6 Transmit Byte Registers (TXH:TXM:TXL)

The transmit byte registers are viewed as three 8-bit write-only registers by the host processor. These registers are the transmit high register (TXH), the transmit middle register (TXM) and the transmit low register (TXL). These registers send data to the high, middle and low bytes, respectively, of the HORX register and are selected by the external host address inputs (HA2, HA1 and HA0) during a host processor write operation.

If the HLEND bit in the ICR is cleared, the TXH is located at address \$5, TXM at \$6 and TXL at \$7. If the HLEND bit in the ICR is set, the TXH is located at address \$7, TXM at \$6 and TXL at \$5.

Data may be written into the transmit byte registers when the transmit data register empty (TXDE) bit is set. The host processor may program the TREQ bit to assert the external HOREQ/HTRQ signal when TXDE is set. This informs the host processor that the transmit byte registers are empty. Writing to the data register at host address \$7 clears the TXDE bit. The contents of the transmit byte registers are transferred as 24-bit data to the HORX register when both TXDE and the HRDF bit are cleared. This transfer operation sets TXDE and HRDF.

8.6.7 Host Side Registers After Reset

Table 8-15 shows the result of the four kinds of reset on bits in each of the HDI08 registers seen by the host processor. The hardware reset (HW) is caused by asserting the $\overline{\text{RESET}}$ signal. The software reset (SW) is caused by executing the RESET instruction. The individual reset (IR) is caused by clearing the HEN bit in the HPCR register. The stop reset (ST) is caused by executing the STOP instruction.

Table 8-15 Host Side Registers After Reset

Register Name	Register Data	Reset Type			
		HW Reset	SW Reset	IR Reset	ST Reset
ICR	All Bits	0	0	—	—
CVR	HC	0	0	0	0
	HV[6:0]	\$32	\$32	—	—
ISR	HREQ	0	0	1 if TREQ is set; 0 otherwise	1 if TREQ is set; 0 otherwise
	HF3-HF2	0	0	—	—
	TRDY	1	1	1	1
	TXDE	1	1	1	1
	RXDF	0	0	0	0
IVR	IV[7:0]	\$0F	\$0F	—	—
RX	RXH:RXM:RXL	empty	empty	empty	empty
TX	TXH:TXM:TXL	empty	empty	empty	empty

Note: A long dash (—) denotes that the register value is not affected by the specified reset.

8.6.8 General Purpose INPUT/OUTPUT (GPIO)

When configured as general-purpose I/O, the HDI08 is viewed by the DSP core as memory-mapped registers (see Section 8.5, "HDI08 – DSP-Side Programmer’s Model") that control up to 16 I/O pins. The software and hardware resets clear all DSP-side control registers and configure the HDI08 as GPIO with all 16 signals disconnected. External circuitry connected to the HDI08 may need external pull-up/pull-down resistors until the signals are configured for operation. The registers cleared are the HPCR, HDDR and HDR. Selection between GPIO and HDI08 is made by clearing HPCR bits 6 through 1 for GPIO or setting these bits for HDI08 functionality. If the HDI08 is in GPIO mode, the HDDR configures each corresponding signal in the HDR as an input signal if the HDDR bit is cleared or as an output signal if the HDDR bit is set (see Section 8.5.7, "Data direction register (HDDR)" and Section 8.5.8, "Host Data Register (HDR)").

8.7 Servicing The Host Interface

The HDI08 can be serviced by using one of the following protocols:

- Polling
- Interrupts

8.7.1 HDI08 Host Processor Data Transfer

To the host processor, the HDI08 appears as a contiguous block of static RAM. To transfer data between itself and the HDI08, the host processor performs the following steps:

1. Asserts the HDI08 address to select the register to be read or written.
2. Selects the direction of the data transfer. If it is writing, the host processor drives the data on the bus.
3. Strokes the data transfer.

8.7.2 Polling

In the polling mode of operation, the HOREQ/HTRQ signal is not connected to the host processor and HACK must be deasserted to ensure IVR data is not being driven on H0-H7 when other registers are being polled.

The host processor first performs a data read transfer to read the ISR register. This allows the host processor to assess the status of the HDI08:

1. If RXDF=1, the receive byte registers are full and therefore a data read can be performed by the host processor.
2. If TXDE=1, the transmit byte registers are empty. A data write can be performed by the host processor.
3. If TRDY=1, the transmit byte registers and the receive data register on the DSP side are empty. Data written by the host processor is transferred directly to the DSP side.
4. If $(HF2 \cdot HF3) \neq 0$, depending on how the host flags have been defined, may indicate an application-specific state within the DSP core has been reached. Intervention by the host processor may be required.
5. If HREQ=1, the HOREQ/HTRQ/HRRQ signal has been asserted, and the DSP is requesting the attention of the host processor. One of the previous four conditions exists.

After the appropriate data transfer has been made, the corresponding status bit is updated to reflect the transfer.

If the host processor has issued a command to the DSP by writing the CVR and setting the HC bit, it can read the HC bit in the CVR to determine when the command has been accepted by the interrupt controller in the DSP core. When the command has been accepted for execution, the HC bit is cleared by the interrupt controller in the DSP core.




Figure 8-16 HDI08 Host Request Structure

8.7.3 Servicing Interrupts

If either the HOREQ/HTRQ or the HRRQ signal or both are connected to the host processor interrupt inputs, the HDI08 can request service from the host processor by asserting one of these signals. The HOREQ/HTRQ and/or the HRRQ signal is asserted when TXDE=1 and/or RXDF=1 and the corresponding enable bit (TREQ or RREQ, respectively) is set. This is depicted in [Figure 8-16](#).

HOREQ/HTRQ and HRRQ are normally connected to the host processor maskable interrupt inputs. The host processor acknowledges host interrupts by executing an interrupt service routine. The host processor can test RXDF and TXDE to determine the interrupt source. The host processor interrupt service routine must read or write the appropriate HDI08 data register to clear the interrupt. HOREQ/HTRQ and/or HRRQ is deasserted under the following conditions:

- The enabled request is cleared or masked
- The DSP is reset.

If the host processor is a member of the MC68000 family, there is no need for the additional step when the host processor reads the ISR to determine how to respond to an interrupt generated by the DSP. Instead, the DSP automatically sources the contents of the IVR on the data bus when the host processor acknowledges the interrupt by asserting HACK. The contents of the IVR are placed on the host data bus while HOREQ and HACK are simultaneously asserted. The IVR data tells the MC680XX host processor which interrupt routine to execute to service the DSP.



NOTES

9 Serial Host Interface

9.1 Introduction

The Serial Host Interface (SHI) is a serial I/O interface that provides a path for communication and program/coefficient data transfers between the DSP and an external host processor. The SHI can also communicate with other serial peripheral devices. The SHI supports two well-known and widely used synchronous serial buses: the Freescale Serial Peripheral Interface (SPI) bus and the Philips Inter-Integrated-Circuit Control (I²C) bus. The SHI supports either bus protocol as either a slave or a single-master device. To minimize DSP overhead, the SHI supports 8-bit, 16-bit and 24-bit data transfers. The SHI has a 1 or 10-word receive FIFO that permits receiving up to 30 bytes before generating a receive interrupt, reducing the overhead for data reception.

When configured in the SPI mode, the SHI can perform the following functions:

- Identify its slave selection (in slave mode)
- Simultaneously transmit (shift out) and receive (shift in) serial data
- Directly operate with 8-, 16- and 24-bit words
- Generate vectored interrupts separately for receive and transmit events and update status bits
- Generate a separate vectored interrupt for a receive exception
- Generate a separate vectored interrupt for a bus-error exception
- Generate the serial clock signal (in master mode)
- Trigger DMA interrupts to service the transmit and receive events

When configured in the I²C mode, the SHI can perform the following functions:

- Detect/generate start and stop events
- Identify its slave (ID) address (in slave mode)
- Identify the transfer direction (receive/transmit)
- Transfer data byte-wise according to the SCL clock line
- Generate ACK signal following a byte receive
- Inspect ACK signal following a byte transmit
- Directly operate with 8-, 16- and 24-bit words
- Generate vectored interrupts separately for receive and transmit events and update status bits
- Generate a separate vectored interrupt for a receive exception
- Generate a separate vectored interrupt for a bus error exception
- Generate the clock signal (in master mode)
- Trigger DMA interrupts to service the transmit and receive events

9.2 Serial Host Interface Internal Architecture

The DSP views the SHI as a memory-mapped peripheral in the X data memory space. The DSP uses the SHI as a normal memory-mapped peripheral using standard polling or interrupt programming techniques and DMA transfers. Memory mapping allows DSP communication with the SHI registers to be accomplished using standard instructions and addressing modes. In addition, the MOVEP instruction allows interface-to-memory and memory-to-interface data transfers without going through an intermediate register. The DMA controller may be used to service the receive or transmit data path. The single master configuration allows the DSP to directly connect to dumb peripheral devices. For that purpose, a programmable baud-rate generator is included to generate the clock signal for serial transfers. The host side invokes the SHI for communication and data transfer with the DSP through a shift register that may be accessed serially using either the I²C or the SPI bus protocols. Figure 9-1 shows the SHI block diagram.




Figure 9-1 Serial Host Interface Block Diagram

9.3 Characteristics Of The SPI Bus

The SPI bus consists of two serial data lines (MISO and MOSI), a clock line (SCK), and a Slave Select line (SS). During an SPI transfer, a byte is shifted out one data pin while a different byte is simultaneously shifted in through a second data pin. It can be viewed as two 8-bit shift registers connected together in a circular manner, with one shift register on the master side and the other on the slave side. Thus the data

bytes in the master device and slave device are exchanged. The MISO and MOSI data pins are used for transmitting and receiving serial data. When the SPI is configured as a master, MISO is the master data input line, and MOSI is the master data output line. When the SPI is configured as a slave device, MISO is the slave data output line, and MOSI is the slave data input line.

Clock control logic allows a selection of clock polarity and a choice of two fundamentally different clocking protocols to accommodate most available synchronous serial peripheral devices. When the SPI is configured as a master, the control bits in the HCKR select the appropriate clock rate, as well as the desired clock polarity and phase format (see Figure 9-6).

The \overline{SS} line allows selection of an individual slave SPI device; slave devices that are not selected do not interfere with SPI bus activity (i.e., they keep their MISO output pin in the high-impedance state). When the SHI is configured as an SPI master device, the \overline{SS} line should be held high. If the \overline{SS} line is driven low when the SHI is in SPI master mode, a bus error is generated (the HCSR HBER bit is set).

9.4 SHI Clock Generator

The SHI clock generator generates the SHI serial clock if the interface operates in the master mode. The clock generator is disabled if the interface operates in the slave mode, except in I²C mode when the HCKFR bit is set in the HCKR register. When the SHI operates in the slave mode, the clock is external and is input to the SHI (HMST = 0). Figure 9-2 illustrates the internal clock path connections. It is the user's responsibility to select the proper clock rate within the range as defined in the I²C and SPI bus specifications.





Figure 9-2 SHI Clock Generator

9.5 Serial Host Interface Programming Model

The Serial Host Interface programming model has two parts:

- **Host side**—see Figure 9-3 below and Section 9.5.1, "SHI Input/Output Shift Register (IOSR)—Host Side"
- **DSP side**—see Figure 9-4 and Section 9.5.2, "SHI Host Transmit Data Register (HTX)—DSP Side" through Section 9.5.6, "SHI Control/Status Register (HCSR)—DSP Side" for detailed information.

Serial Host Interface Programming Model



AA0418

Figure 9-3 SHI Programming Model—Host Side




Figure 9-4 SHI Programming Model—DSP Side

The SHI interrupt vector table is shown in [Table 9-1](#) and the exception priorities generated by the SHI are shown in [Table 9-2](#).

Table 9-1 SHI Interrupt Vectors

Program Address	Interrupt Source
VBA:\$0040	SHI Transmit Data
VBA:\$0042	SHI Transmit Underrun Error
VBA:\$0044	SHI Receive FIFO Not Empty
VBA:\$0048	SHI Receive FIFO Full
VBA:\$004A	SHI Receive Overrun Error
VBA:\$004C	SHI Bus Error

Table 9-2 SHI Internal Interrupt Priorities


Priority	Interrupt
Highest	SHI Bus Error
	SHI Receive Overrun Error
	SHI Transmit Underrun Error
	SHI Receive FIFO Full
	SHI Transmit Data
Lowest	SHI Receive FIFO Not Empty

9.5.1 SHI Input/Output Shift Register (IOSR)—Host Side

The variable length Input/Output Shift Register (IOSR) can be viewed as a serial-to-parallel and parallel-to-serial buffer in the SHI. The IOSR is involved with every data transfer in both directions (read and write). In compliance with the I²C and SPI bus protocols, data is shifted in and out MSB first. In 8-bit data transfer modes, the most significant byte of the IOSR is used as the shift register. In 16-bit data transfer modes, the two most significant bytes become the shift register. In 24-bit transfer modes, the shift register uses all three bytes of the IOSR (see [Table 9-5](#)).

NOTE

The IOSR cannot be accessed directly either by the host processor or by the DSP. It is fully controlled by the SHI controller logic.



AA0420

Figure 9-5 SHI I/O Shift Register (IOSR)

9.5.2 SHI Host Transmit Data Register (HTX)—DSP Side

The host transmit data register (HTX) is used for DSP-to-Host data transfers. The HTX register is 24 bits wide. Writing to the HTX register by DSP core instructions or by DMA transfers clears the HTDE flag. The DSP may program the HTIE bit to cause a host transmit data interrupt when HTDE is set (See Section 9.5.6.10, "HCSR Transmit-Interrupt Enable (HTIE)—Bit 11"). Data should not be written to the HTX until HTDE is set in order to prevent overwriting the previous data. HTX is reset to the empty state when in stop mode and during hardware reset, software reset, and individual reset.

In the 8-bit data transfer mode the most significant byte of the HTX is transmitted; in the 16-bit mode the two most significant bytes, and in the 24-bit mode all the contents of HTX is transferred.

9.5.3 SHI Host Receive Data FIFO (HRX)—DSP Side

The 24-bit host receive data FIFO (HRX) is a 10-word deep, First-In-First-Out (FIFO) register used for Host-to-DSP data transfers. The serial data is received via the shift register and then loaded into the HRX. In the 8-bit data transfer mode, the most significant byte of the shift register is transferred to the HRX (the other bits are cleared); in the 16-bit mode the two most significant bytes are transferred (the least significant byte is cleared), and in the 24-bit mode, all 24 bits are transferred to the HRX. The HRX may be read by the DSP while the FIFO is being loaded from the shift register. Reading all data from HRX clears the HRNE flag. The HRX may be read by DSP core instructions or by DMA transfers. The HRX FIFO is reset to the empty state when the chip is in stop mode, and during hardware reset, software reset, and individual reset.

9.5.4 SHI Slave Address Register (HSAR)—DSP Side

The 24-bit slave address register (HSAR) is used when the SHI operates in the I²C slave mode and is ignored in the other operational modes. HSAR holds five bits of the 7-bit slave device address. The SHI also acknowledges the general call address specified by the I²C protocol (eight zeroes comprising a 7-bit address and a R/W bit), but treats any following data bytes as regular data. That is, the SHI does not differentiate between its dedicated address and the general call address. HSAR cannot be accessed by the host processor.

9.5.4.1 HSAR Reserved Bits—Bits 19, 17–0

These bits are reserved. They read as zero and should be written with zero for future compatibility.

9.5.4.2 HSAR I²C Slave Address (HA[6:3], HA1)—Bits 23–20,18

Part of the I²C slave device address is stored in the read/write HA[6:3], HA1 bits of HSAR. The full 7-bit slave device address is formed by combining the HA[6:3], HA1 bits with the HA0 and HA2 pins to obtain the HA[6:0] slave device address. The full 7-bit slave device address is compared to the received address byte whenever an I²C master device initiates an I²C bus transfer. During hardware reset or software reset, HA[6:3] = 1011 and HA1 is cleared; this results in a default slave device address of 1011[HA2]0[HA0].

9.5.5 SHI Clock Control Register (HCKR)—DSP Side

The HCKR is a 24-bit read/write register that controls SHI clock generator operation. The HCKR bits should be modified only while the SHI is in the individual reset state (HEN = 0 in the HCSR).

For proper SHI clock setup, please consult the datasheet. The programmer should not use the combination HRS = 1 and HDM[7:0] = 00000000, since it may cause synchronization problems and improper operation (it is an illegal combination).

The HCKR bits are cleared during hardware reset or software reset, except for CPHA, which is set. The HCKR is not affected by the stop state.

The HCKR bits are described in the following paragraphs.

9.5.5.1 Clock Phase and Polarity (CPHA and CPOL)—Bits 1–0

The Clock Phase (CPHA) bit controls the relationship between the data on the master-in-slave-out (MISO) and master-out-slave-in (MOSI) pins and the clock produced or received at the SCK pin. The CPOL bit determines the clock polarity (1 = active-high, 0 = active-low).

The clock phase and polarity should be identical for both the master and slave SPI devices. CPHA and CPOL are functional only when the SHI operates in the SPI mode, and are ignored in the I²C mode. The CPHA bit is set and the CPOL bit is cleared during hardware reset and software reset.

The programmer may select any of four combinations of serial clock (SCK) phase and polarity when operating in the SPI mode (See [Figure 9-6](#)).




Figure 9-6 SPI Data-To-Clock Timing Diagram

If CPOL is cleared, it produces a steady-state low value at the SCK pin of the master device whenever data is not being transferred. If the CPOL bit is set, it produces a high value at the SCK pin of the master device whenever data is not being transferred.

CPHA is used with the CPOL bit to select the desired clock-to-data relationship. The CPHA bit, in general, selects the clock edge that captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the data capture edge.

When the SHI is in slave mode and CPHA = 0, the \overline{SS} line must be deasserted and asserted by the external master between each successive word transfer. \overline{SS} must remain asserted between successive bytes within a word. The DSP core should write the next data word to HTX when HTDE = 1, clearing HTDE. However, the data is transferred to the shift register for transmission only when \overline{SS} is deasserted. HTDE is set when the data is transferred from HTX to the shift register.

When the SHI is in slave mode and CPHA = 1, the \overline{SS} line may remain asserted between successive word transfers. The \overline{SS} must remain asserted between successive bytes within a word. The DSP core should write the next data word to HTX when HTDE = 1, clearing HTDE. The HTX data is transferred to the shift register for transmission as soon as the shift register is empty. HTDE is set when the data is transferred from HTX to the shift register.

When the SHI is in master mode and CPHA = 0, the DSP core should write the next data word to HTX when HTDE = 1, clearing HTDE. The data is transferred immediately to the shift register for transmission. HTDE is set only at the end of the data word transmission.

NOTE

The master is responsible for deasserting and asserting the slave device \overline{SS} line between word transmissions.

When the SHI is in master mode and $CPHA = 1$, the DSP core should write the next data word to HTX when $HTDE = 1$, clearing HTDE. The HTX data is transferred to the shift register for transmission as soon as the shift register is empty. HTDE is set when the data is transferred from HTX to the shift register.

9.5.5.2 HCKR Prescaler Rate Select (HRS)—Bit 2

The HRS bit controls a prescaler in series with the clock generator divider. This bit is used to extend the range of the divider when slower clock rates are desired. When HRS is set, the prescaler is bypassed. When HRS is cleared, the fixed divide-by-eight prescaler is operational. HRS is ignored when the SHI operates in the slave mode, except for I²C when HCKFR is set. The HRS bit is cleared during hardware reset and software reset.

NOTE

Use the equations in the SHI datasheet to determine the value of HRS for the specific serial clock frequency required.

9.5.5.3 HCKR Divider Modulus Select (HDM[7:0])—Bits 10–3

The HDM[7:0] bits specify the divide ratio of the clock generator divider. A divide ratio between 1 and 256 ($HDM[7:0] = \$00$ to $\$FF$) may be selected. When the SHI operates in the slave mode, the HDM[7:0] bits are ignored (except for I²C when HCKFR is set). The HDM[7:0] bits are cleared during hardware reset and software reset.

NOTE

Use the equations in the SHI datasheet to determine the value of HDM[7:0] for the specific serial clock frequency required.

9.5.5.4 HCKR Reserved Bits—Bits 23–14, 11

These bits in HCKR are reserved. They are read as zero and should be written with zero for future compatibility.

9.5.5.5 HCKR Filter Mode (HFM[1:0]) — Bits 13–12

The read/write control bits HFM[1:0] specify the operational mode of the noise reduction filters, as described in [Table 9-3](#). The filters are designed to eliminate undesired spikes that might occur on the clock and data-in lines and allow the SHI to operate in noisy environments when required. One filter is located in the input path of the SCK/SCL line and the other is located in the input path of the data line (i.e., the SDA line when in I²C mode, the MISO line when in SPI master mode, and the MOSI line when in SPI slave mode).

Table 9-3 SHI Noise Reduction Filter Mode

HFM1	HFM0	Description
0	0	Bypassed (Disabled)
0	1	Reserved
1	0	Narrow Spike Tolerance
1	1	Wide Spike Tolerance

When HFM[1:0] = 00, the filter is bypassed (spikes are **not** filtered out). This mode is useful when higher bit-rate transfers are required and the SHI operates in a noise-free environment.

When HFM[1:0] = 10, the narrow-spike-tolerance filter mode is selected. In this mode the filters eliminate spikes with durations of up to 50ns. This mode is suitable for use in mildly noisy environments and imposes some limitations on the maximum achievable bit-rate transfer.

When HFM[1:0] = 11, the wide-spike-tolerance filter mode is selected. In this mode the filters eliminate spikes up to 100 ns. This mode is recommended for use in noisy environments; the bit-rate transfer is strictly limited. The wide-spike-tolerance filter mode is highly recommended for use in I²C bus systems as it fully conforms to the I²C bus specification and improves noise immunity.

NOTE

HFM[1:0] are cleared during hardware reset and software reset.

After changing the filter bits in the HCKR to a non-bypass mode (HFM[1:0] not equal to '00'), the programmer should wait at least ten times the tolerable spike width before enabling the SHI (setting the HEN bit in the HCSR). Similarly, after changing the HI²C bit in the HCSR or the CPOL bit in the HCKR, while the filter mode bits are in a non-bypass mode (HFM[1:0] not equal to '00'), the programmer should wait at least ten times the tolerable spike width before enabling the SHI (setting HEN in the HCSR).

9.5.6 SHI Control/Status Register (HCSR)—DSP Side

The HCSR is a 24-bit register that controls the SHI operation and reflects its status. The control bits are read/write. The status bits are read-only. The bits are described in the following paragraphs. When in the stop state or during individual reset, the HCSR status bits are reset to their hardware-reset state, while the control bits are not affected.

9.5.6.1 HCSR Host Enable (HEN)—Bit 0

The read/write control bit HEN, when set, enables the SHI. When HEN is cleared, the SHI is disabled (that is, it is in the individual reset state, see below). The HCKR and the HCSR control bits are not affected when HEN is cleared. When operating in master mode, HEN should be cleared only when the SHI is idle (HBUSY = 0). HEN is cleared during hardware reset and software reset.

9.5.6.1.1 SHI Individual Reset

While the SHI is in the individual reset state, SHI input pins are inhibited, output and bidirectional pins are disabled (high impedance), the HCSR status bits and the transmit/receive paths are reset to the same state produced by hardware reset or software reset. The individual reset state is entered following a one-instruction-cycle delay after clearing HEN.

9.5.6.2 HCSR I²C/SPI Selection (HI²C)—Bit 1

The read/write control bit HI²C selects whether the SHI operates in the I²C or SPI modes. When HI²C is cleared, the SHI operates in the SPI mode. When HI²C is set, the SHI operates in the I²C mode. HI²C affects the functionality of the SHI pins as described in [Section 2, "Signal/Connection Descriptions"](#). It is recommended that an SHI individual reset be generated (HEN cleared) before changing HI²C. HI²C is cleared during hardware reset and software reset.

9.5.6.3 HCSR Serial Host Interface Mode (HM[1:0])—Bits 3–2

The read/write control bits HM[1:0] select the size of the data words to be transferred, as shown in [Table 9-4](#). HM[1:0] should be modified only when the SHI is idle (HBUSY = 0). HM[1:0] are cleared during hardware reset and software reset.

Table 9-4 SHI Data Size

HM1	HMO	Description
0	0	8-bit data
0	1	16-bit data
1	0	24-bit data
1	1	Reserved

9.5.6.4 HCSR I²C Clock Freeze (HCKFR)—Bit 4

The read/write control bit HCKFR determines the behavior of the SHI when the SHI is unable to service the master request, when operating in the I²C slave mode. The HCKFR bit is used only in the I²C slave mode; it is ignored otherwise.

If HCKFR is set, the SHI holds the clock line to GND if it is not ready to send data to the master during a read transfer or if the input FIFO is full when the master attempts to execute a write transfer. In this way, the master may detect that the slave is not ready for the requested transfer, without causing an error condition in the slave. When HCKFR is set for transmit sessions, the SHI clock generator must be programmed as if to generate the same serial clock as produced by the external master, otherwise erroneous operation may result. The programmed frequency should be in the range of 1 to 0.75 times the external clock frequency.

If HCKFR is cleared, any attempt from the master to execute a transfer when the slave is not ready results in an overrun or underrun error condition.

It is recommended that an SHI individual reset be generated (HEN cleared) before changing HCKFR. HCKFR is cleared during hardware reset and software reset.

9.5.6.5 HCSR FIFO-Enable Control (HFIFO)—Bit 5

The read/write control bit HFIFO selects the receive FIFO size. When HFIFO is cleared, the FIFO has one level. When HFIFO is set, the FIFO has 10 levels. It is recommended that an SHI individual reset be generated (HEN cleared) before changing HFIFO. HFIFO is cleared during hardware reset and software reset.

9.5.6.6 HCSR Master Mode (HMST)—Bit 6

The read/write control bit HMST determines the SHI operating mode. If HMST is set, the interface operates in the master mode. If HMST is cleared, the interface operates in the slave mode. The SHI supports a single-master configuration in both I²C and SPI modes.

When configured as an SPI master, the SHI drives the SCK line and controls the direction of the data lines MOSI and MISO. The \overline{SS} line must be held deasserted in the SPI master mode; if the \overline{SS} line is asserted when the SHI is in SPI master mode, a bus error is generated (the HCSR HBER bit is set—see [Section 9.5.6.18, "Host Bus Error \(HBER\)—Bit 21"](#)).

When configured as an I²C master, the SHI controls the I²C bus by generating start events, clock pulses, and stop events for transmission and reception of serial data.

It is recommended that an SHI individual reset be generated (HEN cleared) before changing HMST. HMST is cleared during hardware reset and software reset.

9.5.6.7 HCSR Host-Request Enable (HRQE[1:0])—Bits 8–7

The read/write control bits HRQE[1:0] are used to control the \overline{HREQ} pin. When HRQE[1:0] are cleared, the \overline{HREQ} pin is disabled and held in the high impedance state. If either of HRQE[1:0] are set and the SHI is in a master mode, the \overline{HREQ} pin becomes an input controlling SCK: deasserting \overline{HREQ} suspends SCK. If either of HRQE[1:0] are set and the SHI is in a slave mode, \overline{HREQ} becomes an output and its operation is defined in [Table 9-5](#). HRQE[1:0] should be changed only when the SHI is idle (HBUSY = 0). HRQE[1:0] are cleared during hardware reset and software reset.

Table 9-5 \overline{HREQ} Function In SHI Slave Modes

HRQE1	HRQE0	\overline{HREQ} Pin Operation
0	0	High impedance
0	1	Asserted if IOSR is ready to receive a new word
1	0	Asserted if IOSR is ready to transmit a new word
1	1	I ² C: Asserted if IOSR is ready to transmit or receive SPI: Asserted if IOSR is ready to transmit and receive

9.5.6.8 HCSR Idle (HIDLE)—Bit 9

The read/write control/status bit HIDLE is used only in the I²C master mode; it is ignored otherwise. It is only possible to set the HIDLE bit during writes to the HCSR. HIDLE is cleared by writing to HTX. To ensure correct transmission of the slave device address byte, HIDLE should be set only when HTX is empty (HTDE = 1). After HIDLE is set, a write to HTX clears HIDLE and causes the generation of a stop event, a start event, and then the transmission of the eight MSBs of the data as the slave device address byte. While HIDLE is cleared, data written to HTX is transmitted as is. If the SHI completes transmitting a word and there is no new data in HTX, the clock is suspended after sampling ACK. If HIDLE is set when the SHI completes transmitting a word with no new data in HTX, a stop event is generated.

HIDLE determines the acknowledge that the receiver sends after correct reception of a byte. If HIDLE is cleared, the reception is acknowledged by sending a 0 bit on the SDA line at the ACK clock tick. If HIDLE is set, the reception is not acknowledged (a 1 bit is sent). It is used to signal an end-of-data to a slave transmitter by not generating an ACK on the last byte. As a result, the slave transmitter must release the SDA line to allow the master to generate the stop event. If the SHI completes receiving a word and the HRX FIFO is full, the clock is suspended before transmitting an ACK. While HIDLE is cleared the bus is busy, that is, the start event was sent but no stop event was generated. Setting HIDLE causes a stop event after receiving the current word.

HIDLE is set while the SHI is not in the I²C master mode, while the chip is in the stop state, and during hardware reset, software reset and individual reset.

NOTE

Programmers should take care to ensure that all DMA channel service to HTX is disabled before setting HIDLE.

9.5.6.9 HCSR Bus-Error Interrupt Enable (HBIE)—Bit 10

The read/write control bit HBIE is used to enable the SHI bus-error interrupt. If HBIE is cleared, bus-error interrupts are disabled, and the HBER status bit must be polled to determine if an SHI bus error occurred. If both HBIE and HBER are set, the SHI requests an SHI bus-error interrupt service from the interrupt controller. HBIE is cleared by hardware reset and software reset.

NOTE

Clearing HBIE masks a pending bus-error interrupt only after a one instruction cycle delay. If HBIE is cleared in a long interrupt service routine, it is recommended that at least one other instruction separate the instruction that clears HBIE and the RTI instruction at the end of the interrupt service routine.

9.5.6.10 HCSR Transmit-Interrupt Enable (HTIE)—Bit 11

The read/write control bit HTIE is used to enable the SHI transmit data interrupts. If HTIE is cleared, transmit interrupts are disabled, and the HTDE status bit must be polled to determine if HTX is empty. If both HTIE and HTDE are set and HTUE is cleared, the SHI requests an SHI transmit-data interrupt service from the interrupt controller. If both HTIE and HTUE are set, the SHI requests an SHI

transmit-underrun-error interrupt service from the interrupt controller. HTIE is cleared by hardware reset and software reset.

NOTE

Clearing HTIE masks a pending transmit interrupt only after a one instruction cycle delay. If HTIE is cleared in a long interrupt service routine, it is recommended that at least one other instruction separate the instruction that clears HTIE and the RTI instruction at the end of the interrupt service routine.

9.5.6.11 HCSR Receive Interrupt Enable (HRIE[1:0])—Bits 13–12

The read/write control bits HRIE[1:0] are used to enable the SHI receive-data interrupts. If HRIE[1:0] are cleared, receive interrupts are disabled, and the HRNE and HRFF (bits 17 and 19, see below) status bits must be polled to determine if there is data in the receive FIFO. If HRIE[1:0] are not cleared, receive interrupts are generated according to [Table 9-6](#). HRIE[1:0] are cleared by hardware and software reset.

Table 9-6 HCSR Receive Interrupt Enable Bits

HRIE[1:0]	Interrupt	Condition
00	Disabled	Not applicable
01	Receive FIFO not empty Receive Overrun Error	HRNE = 1 and HROE = 0 HROE = 1
10	Reserved	Not applicable
11	Receive FIFO full Receive Overrun Error	HRFF = 1 and HROE = 0 HROE = 1

NOTE

Clearing HRIE[1:0] masks a pending receive interrupt only after a one instruction cycle delay. If HRIE[1:0] are cleared in a long interrupt service routine, it is recommended that at least one other instruction separate the instruction that clears HRIE[1:0] and the RTI instruction at the end of the interrupt service routine.

9.5.6.12 HCSR Host Transmit Underrun Error (HTUE)—Bit 14

The read-only status bit HTUE indicates whether a transmit-underrun error occurred. Transmit-underrun errors can occur only when operating in the SPI slave mode or the I²C slave mode when HCKFR is cleared. In a master mode, transmission takes place on demand and no underrun can occur. HTUE is set when both the shift register and the HTX register are empty and the external master begins reading the next word:

- When operating in the I²C mode, HTUE is set in the falling edge of the ACK bit. In this case, the SHI retransmits the previously transmitted word.
- When operating in the SPI mode, HTUE is set at the first clock edge if CPHA = 1; it is set at the assertion of SS if CPHA = 0.

If a transmit interrupt occurs with HTUE set, the transmit-underrun interrupt vector is generated. If a transmit interrupt occurs with HTUE cleared, the regular transmit-data interrupt vector is generated. HTUE is cleared by reading the HCSR and then writing to the HTX register. HTUE is cleared by hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.13 HCSR Host Transmit Data Empty (HTDE)—Bit 15

The read-only status bit HTDE indicates whether the HTX register is empty and can be written by the DSP. HTDE is set when the data word is transferred from HTX to the shift register, except in SPI master mode when CPHA = 0 (see HCKR). When in the SPI master mode with CPHA = 0, HTDE is set after the end of the data word transmission. HTDE is cleared when the DSP writes the HTX either with write instructions or DMA transfers. HTDE is set by hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.14 HCSR Reserved Bits—Bits 23, 18 and 16

These bits are reserved. They read as zero and should be written with zero for future compatibility.

9.5.6.15 Host Receive FIFO Not Empty (HRNE)—Bit 17

The read-only status bit HRNE indicates that the Host Receive FIFO (HRX) contains at least one data word. HRNE is set when the FIFO is not empty. HRNE is cleared when HRX is read by the DSP (read instructions or DMA transfers), reducing the number of words in the FIFO to zero. HRNE is cleared during hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.16 Host Receive FIFO Full (HRFF)—Bit 19

The read-only status bit HRFF indicates, when set, that the Host Receive FIFO (HRX) is full. HRFF is cleared when HRX is read by the DSP (read instructions or DMA transfers) and at least one place is available in the FIFO. HRFF is cleared by hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.17 Host Receive Overrun Error (HROE)—Bit 20

The read-only status bit HROE indicates, when set, that a data-receive overrun error has occurred. Receive-overrun errors cannot occur when operating in the I²C master mode, because the clock is suspended if the receive FIFO is full; nor can they occur in the I²C slave mode when HCKFR is set.

HROE is set when the shift register (IOSR) is filled and ready to transfer the data word to the HRX FIFO and the FIFO is already full (HRFF is set). When a receive-overrun error occurs, the shift register is not transferred to the FIFO. If a receive interrupt occurs with HROE set, the receive-overrun interrupt vector is generated. If a receive interrupt occurs with HROE cleared, the regular receive-data interrupt vector is generated.

HROE is cleared by reading the HCSR with HROE set, followed by reading HRX. HROE is cleared by hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.18 Host Bus Error (HBER)—Bit 21

The read-only status bit HBER indicates, when set, that an SHI bus error occurred when operating as a master (HMST set). In I²C mode, HBER is set if the transmitter does not receive an acknowledge after a byte is transferred; then a stop event is generated and transmission is suspended. In SPI mode, HBER is set if \overline{SS} is asserted; then transmission is suspended at the end of transmission of the current word. HBER is cleared only by hardware reset, software reset, SHI individual reset, and during the stop state.

9.5.6.19 HCSR Host Busy (HBUSY)—Bit 22

The read-only status bit HBUSY indicates that the I²C bus is busy (when in the I²C mode) or that the SHI itself is busy (when in the SPI mode). When operating in the I²C mode, HBUSY is set after the SHI detects a start event and remains set until a stop event is detected. When operating in the slave SPI mode, HBUSY is set while \overline{SS} is asserted. When operating in the master SPI mode, HBUSY is set if the HTX register is not empty or if the IOSR is not empty. HBUSY is cleared otherwise. HBUSY is cleared by hardware reset, software reset, SHI individual reset, and during the stop state.

9.6 Characteristics Of The I²C Bus

The I²C serial bus consists of two bidirectional lines, one for data signals (SDA) and one for clock signals (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

NOTE

In the I²C bus specifications, the standard mode (100 kHz clock rate) and a fast mode (400 kHz clock rate) are defined. The SHI can operate in either mode.

9.6.1 Overview

The I²C bus protocol must conform to the following rules:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line when the clock line is high are interpreted as control signals (see [Figure 9-7](#)).




Figure 9-7 I²C Bit Transfer

Accordingly, the I²C bus protocol defines the following events:

Characteristics Of The I²C Bus

- **Bus not busy**—Both data and clock lines remain high.
- **Start data transfer**—The start event is defined as a change in the state of the data line, from high to low, while the clock is high (see [Figure 9-8](#)).
- **Stop data transfer**—The stop event is defined as a change in the state of the data line, from low to high, while the clock is high (see [Figure 9-8](#)).
- **Data valid**—The state of the data line represents valid data when, after a start event, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.




Figure 9-8 I²C Start and Stop Events

Each 8-bit word is followed by one acknowledge bit. This acknowledge bit is a high level put on the bus by the transmitter when the master device generates an extra acknowledge-related clock pulse. A slave receiver that is addressed must generate an acknowledge after each byte is received. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The acknowledging device must pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable low during the high period of the acknowledge-related clock pulse (see [Figure 9-9](#)).




Figure 9-9 Acknowledgment on the I²C Bus

A device generating a signal is called a transmitter, and a device receiving a signal is called a receiver. A device controlling a signal is called a master and devices controlled by the master are called slaves. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on

the last byte clocked out of the slave device. In this case the transmitter must leave the data line high to enable the master to generate the stop event. Handshaking may also be accomplished by using the clock synchronizing mechanism. Slave devices can hold the SCL line low, after receiving and acknowledging a byte, to force the master into a wait state until the slave device is ready for the next byte transfer. The SHI supports this feature when operating as a master device and waits until the slave device releases the SCL line before proceeding with the data transfer.

9.6.2 I²C Data Transfer Formats

I²C bus data transfers follow the following process: after the start event, a slave device address is sent. The address consists of seven address bits and an eighth bit as a data direction bit (R/W). In the data direction bit, zero indicates a transmission (write), and one indicates a request for data (read). A data transfer is always terminated by a stop event generated by the master device. However, if the master device still wishes to communicate on the bus, it can generate another start event, and address another slave device without first generating a stop event (the SHI does not support this feature when operating as an I²C master device). This method is also used to provide indivisible data transfers. Various combinations of read/write formats are illustrated in Figure 9-10 and Figure 9-11.




Figure 9-10 I²C Bus Protocol For Host Write Cycle




Figure 9-11 I²C Bus Protocol For Host Read Cycle

NOTE

The first data byte in a write-bus cycle can be used as a user-predefined control byte (for example, to determine the location to which the forthcoming data bytes should be transferred).

9.7 SHI Programming Considerations

The SHI implements both SPI and I²C bus protocols and can be programmed to operate as a slave device or a single-master device. Once the operating mode is selected, the SHI may communicate with an external device by receiving and/or transmitting data. Before changing the SHI operational mode, an SHI individual reset should be generated by clearing the HEN bit. The following paragraphs describe programming considerations for each operational mode.

9.7.1 SPI Slave Mode

The SPI slave mode is entered by enabling the SHI (HEN=1), selecting the SPI mode (HI²C=0), and selecting the slave mode of operation (HMST=0). The programmer should verify that the CPHA and CPOL bits (in the HCKR) correspond to the external host clock phase and polarity. Other HCKR bits are ignored. When configured in the SPI slave mode, the SHI external pins operate as follows:

- SCK/SCL is the SCK serial clock input.
- MISO/SDA is the MISO serial data output.
- MOSI/HA0 is the MOSI serial data input.
- \overline{SS} /HA2 is the \overline{SS} slave select input.
- \overline{HREQ} is the Host Request output.

In the SPI slave mode, a receive, transmit, or full-duplex data transfer may be performed. Actually, the interface performs data receive and transmit simultaneously. The status bits of both receive and transmit paths are active; however, the programmer may disable undesired interrupts and ignore irrelevant status bits. It is recommended that an SHI individual reset (HEN cleared) be generated before beginning data reception in order to reset the HRX FIFO to its initial (empty) state (e.g., when switching from transmit to receive data).

If a write to HTX occurs, its contents are transferred to IOSR between data word transfers. The IOSR data is shifted out (via MISO) and received data is shifted in (via MOSI). The DSP may write HTX with either DSP instructions or DMA transfers if the HTDE status bit is set. If no writes to HTX occur, the contents of HTX are not transferred to IOSR, so the data shifted out when receiving is the data present in the IOSR at the time. The HRX FIFO contains valid receive data, which the DSP can read with either DSP instructions or DMA transfers (if the HRNE status bit is set).

The \overline{HREQ} output pin, if enabled for receive (HRQE[1:0] = 01), is asserted when the IOSR is ready for receive and the HRX FIFO is not full; this operation guarantees that the next received data word is stored in the FIFO. The \overline{HREQ} output pin, if enabled for transmit (HRQE[1:0] = 10), is asserted when the IOSR is loaded from HTX with a new data word to transfer. If \overline{HREQ} is enabled for both transmit and receive (HRQE[1:0] = 11), it is asserted when the receive and transmit conditions are both true. \overline{HREQ} is deasserted at the first clock pulse of the next data word transfer. The \overline{HREQ} line may be used to interrupt

the external master device. Connecting the $\overline{\text{HREQ}}$ line between two SHI-equipped DSPs, one operating as an SPI master device and the other as an SPI slave device, enables full hardware handshaking if operating with $\text{CPHA} = 1$.

The $\overline{\text{SS}}$ line should be kept asserted during a data word transfer. If the $\overline{\text{SS}}$ line is deasserted before the end of the data word transfer, the transfer is aborted and the received data word is lost.

9.7.2 SPI Master Mode

The SPI master mode is initiated by enabling the SHI ($\text{HEN} = 1$), selecting the SPI mode ($\text{HI}^2\text{C} = 0$), and selecting the master mode of operation ($\text{HMST} = 1$). Before enabling the SHI as an SPI master device, the programmer should program the proper clock rate, phase and polarity in HCKR . When configured in the SPI master mode, the SHI external pins operate as follows:

- SCK/SCL is the SCK serial clock output.
- MISO/SDA is the MISO serial data input.
- MOSI/HA0 is the MOSI serial data output.
- $\overline{\text{SS/HA2}}$ is the $\overline{\text{SS}}$ input. It should be kept deasserted (high) for proper operation.
- $\overline{\text{HREQ}}$ is the Host Request input.

The external slave device can be selected either by using external logic or by activating a GPIO pin connected to its $\overline{\text{SS}}$ pin. However, the $\overline{\text{SS}}$ input pin of the SPI master device should be held deasserted (high) for proper operation. If the SPI master device $\overline{\text{SS}}$ pin is asserted, the host bus error status bit (HBER) is set. If the HBIE bit is also set, the SHI issues a request to the DSP interrupt controller to service the SHI bus error interrupt.

In the SPI master mode the DSP must write to HTX to receive, transmit or perform a full-duplex data transfer. Actually, the interface performs simultaneous data receive and transmit. The status bits of both receive and transmit paths are active; however, the programmer may disable undesired interrupts and ignore irrelevant status bits. In a data transfer, the HTX is transferred to IOSR , clock pulses are generated, the IOSR data is shifted out (via MOSI) and received data is shifted in (via MISO). The DSP programmer may write HTX (if the HTDE status bit is set) with either DSP instructions or DMA transfers to initiate the transfer of the next word. The HRX FIFO contains valid receive data, which the DSP can read with either DSP instructions or DMA transfers, if the HRNE status bit is set.

It is recommended that an SHI individual reset (HEN cleared) be generated before beginning data reception in order to reset the receive FIFO to its initial (empty) state (e.g., when switching from transmit to receive data).

The $\overline{\text{HREQ}}$ input pin is ignored by the SPI master device if the $\text{HRQE}[1:0]$ bits are cleared, and considered if any of them is set. When asserted by the slave device, $\overline{\text{HREQ}}$ indicates that the external slave device is ready for the next data transfer. As a result, the SPI master sends clock pulses for the full data word transfer. $\overline{\text{HREQ}}$ is deasserted by the external slave device at the first clock pulse of the new data transfer. When deasserted, $\overline{\text{HREQ}}$ prevents the clock generation of the next data word transfer until it is asserted again. Connecting the $\overline{\text{HREQ}}$ line between two SHI-equipped DSPs, one operating as an SPI master device and the other as an SPI slave device, enables full hardware handshaking if $\text{CPHA} = 1$. For $\text{CPHA} = 0$, $\overline{\text{HREQ}}$ should be disabled by clearing $\text{HRQE}[1:0]$.

9.7.3 I²C Slave Mode

The I²C slave mode is entered by enabling the SHI (HEN=1), selecting the I²C mode (HI²C=1), and selecting the slave mode of operation (HMST=0). In this operational mode the contents of HCKR are ignored. When configured in the I²C slave mode, the SHI external pins operate as follows:

- SCK/SCL is the SCL serial clock input.
- MISO/SDA is the SDA open drain serial data line.
- MOSI/HA0 is the HA0 slave device address input.
- $\overline{\text{SS}}$ /HA2 is the HA2 slave device address input.
- $\overline{\text{HREQ}}$ is the Host Request output.

When the SHI is enabled and configured in the I²C slave mode, the SHI controller inspects the SDA and SCL lines to detect a start event. Upon detection of the start event, the SHI receives the slave device address byte and enables the slave device address recognition unit. If the slave device address byte was not identified as its personal address, the SHI controller fails to acknowledge this byte by not driving low the SDA line at the ninth clock pulse (ACK = 1). However, it continues to poll the SDA and SCL lines to detect a new start event. If the personal slave device address was correctly identified, the slave device address byte is acknowledged (ACK = 0 is sent) and a receive/transmit session is initiated according to the eighth bit of the received slave device address byte (i.e., the R/ $\overline{\text{W}}$ bit).

9.7.3.1 Receive Data in I²C Slave Mode

A receive session is initiated when the personal slave device address has been correctly identified and the R/ $\overline{\text{W}}$ bit of the received slave device address byte has been cleared. Following a receive initiation, data in the SDA line is shifted into IOSR MSB first. Following each received byte, an acknowledge (ACK = 0) is sent at the ninth clock pulse via the SDA line. Data is acknowledged byte-wise, as required by the I²C bus protocol, and is transferred to the HRX FIFO when the complete word (according to HM[1:0]) is filled into IOSR. It is the responsibility of the programmer to select the correct number of bytes in an I²C frame so that they fit in a complete number of words. For this purpose, the slave device address byte does not count as part of the data; therefore, it is treated separately.

In a receive session, only the receive path is enabled and HTX to IOSR transfers are inhibited. The HRX FIFO contains valid data, which may be read by the DSP with either DSP instructions or DMA transfers (if the HRNE status bit is set).

If HCKFR is cleared, when the HRX FIFO is full and IOSR is filled, an overrun error occurs and the HROE status bit is set. In this case, the last received byte is not acknowledged (ACK=1 is sent) and the word in the IOSR is not transferred to the HRX FIFO. This may inform the external I²C master device of the occurrence of an overrun error on the slave side. Consequently the I²C master device may terminate this session by generating a stop event.

If HCKFR is set, when the HRX FIFO is full the SHI holds the clock line to GND not letting the master device write to IOSR, which eliminates the possibility of reaching the overrun condition.

The $\overline{\text{HREQ}}$ output pin, if enabled for receive (HRQE[1:0] = 01), is asserted when the IOSR is ready to receive and the HRX FIFO is not full; this operation guarantees that the next received data word is stored in the FIFO. $\overline{\text{HREQ}}$ is deasserted at the first clock pulse of the next received word. The $\overline{\text{HREQ}}$ line may

be used to interrupt the external I²C master device. Connecting the $\overline{\text{HREQ}}$ line between two SHI-equipped DSPs, one operating as an I²C master device and the other as an I²C slave device, enables full hardware handshaking.

9.7.3.2 Transmit Data In I²C Slave Mode

A transmit session is initiated when the personal slave device address has been correctly identified and the $\overline{\text{R}/\overline{\text{W}}}$ bit of the received slave device address byte has been set. Following a transmit initiation, the IOSR is loaded from HTX (assuming the latter was not empty) and its contents are shifted out, MSB first, on the SDA line. Following each transmitted byte, the SHI controller samples the SDA line at the ninth clock pulse, and inspects the ACK status. If the transmitted byte was acknowledged (ACK = 0), the SHI controller continues and transmits the next byte. However, if it was not acknowledged (ACK = 1), the transmit session is stopped and the SDA line is released. Consequently, the external master device may generate a stop event in order to terminate the session.

HTX contents are transferred to IOSR when the complete word (according to HM[1:0]) has been shifted out. It is, therefore, the responsibility of the programmer to select the correct number of bytes in an I²C frame so that they fit in a complete number of words. For this purpose, the slave device address byte does not count as part of the data; therefore, it is treated separately.

In a transmit session, only the transmit path is enabled and the IOSR-to-HRX FIFO transfers are inhibited. When the HTX transfers its valid data word to IOSR, the HTDE status bit is set and the DSP may write a new data word to HTX with either DSP instructions or DMA transfers.

If HCKFR is cleared and both IOSR and HTX are empty when the master device attempts a transmit session, an underrun condition occurs, setting the HTUE status bit, and the previous word is retransmitted.

If HCKFR is set and both IOSR and HTX are empty when the master device attempts a transmit session, the SHI holds the clock line to GND to avoid an underrun condition.

The $\overline{\text{HREQ}}$ output pin, if enabled for transmit (HRQE[1:0] = 10), is asserted when HTX is transferred to IOSR for transmission. When asserted, $\overline{\text{HREQ}}$ indicates that the slave device is ready to transmit the next data word. $\overline{\text{HREQ}}$ is deasserted at the first clock pulse of the next transmitted data word. The $\overline{\text{HREQ}}$ line may be used to interrupt the external I²C master device. Connecting the $\overline{\text{HREQ}}$ line between two SHI-equipped DSPs, one operating as an I²C master device and the other as an I²C slave device, enables full hardware handshaking.

9.7.4 I²C Master Mode

The I²C master mode is entered by enabling the SHI (HEN=1), selecting the I²C mode (HI²C=1) and selecting the master mode of operation (HMST=1). Before enabling the SHI as an I²C master, the programmer should program the appropriate clock rate in HCKR.

When configured in the I²C master mode, the SHI external pins operate as follows:

- SCK/SCL is the SCL open drain serial clock output.
- MISO/SDA is the SDA open drain serial data line.
- MOSI/HA0 is the HA0 slave device address input.

SHI Programming Considerations

- $\overline{\text{SS}}/\text{HA2}$ is the HA2 slave device address input.
- $\overline{\text{HREQ}}$ is the Host Request input.

In the I²C master mode, a data transfer session is always initiated by the DSP by writing to the HTX register when HIDLE is set. This condition ensures that the data byte written to HTX is interpreted as being a slave address byte. This data byte must specify the slave device address to be selected and the requested data transfer direction.

NOTE

The slave address byte should be located in the high portion of the data word, whereas the middle and low portions are ignored. Only one byte (the slave address byte) is shifted out, independent of the word length defined by the HM[1:0] bits.

In order for the DSP to initiate a data transfer the following actions are to be performed:

- The DSP tests the HIDLE status bit.
- If the HIDLE status bit is set, the DSP writes the slave device address and the $\text{R}/\overline{\text{W}}$ bit to the most significant byte of HTX.
- The SHI generates a start event.
- The SHI transmits one byte only, internally samples the $\text{R}/\overline{\text{W}}$ direction bit (last bit), and accordingly initiates a receive or transmit session.
- The SHI inspects the SDA level at the ninth clock pulse to determine the ACK value. If acknowledged (ACK = 0), it starts its receive or transmit session according to the sampled $\text{R}/\overline{\text{W}}$ value. If not acknowledged (ACK = 1), the HBER status bit in HCSR is set, which causes an SHI Bus Error interrupt request if HBIE is set, and a stop event is generated.

The $\overline{\text{HREQ}}$ input pin is ignored by the I²C master device if HRQE[1:0] are cleared, and considered if either of them is set. When asserted, $\overline{\text{HREQ}}$ indicates that the external slave device is ready for the next data transfer. As a result, the I²C master device sends clock pulses for the full data word transfer. $\overline{\text{HREQ}}$ is deasserted by the external slave device at the first clock pulse of the next data transfer. When deasserted, $\overline{\text{HREQ}}$ prevents the clock generation of the next data word transfer until it is asserted again. Connecting the $\overline{\text{HREQ}}$ line between two SHI-equipped DSPs, one operating as an I²C master device and the other as an I²C slave device, enables full hardware handshaking.

9.7.4.1 Receive Data in I²C Master Mode

A receive session is initiated if the $\text{R}/\overline{\text{W}}$ direction bit of the transmitted slave device address byte is set. Following a receive initiation, data in the SDA line is shifted into IOSR MSB first. Following each received byte, an acknowledge (ACK = 0) is sent at the ninth clock pulse via the SDA line if the HIDLE control bit is cleared. Data is acknowledged byte-wise, as required by the I²C bus protocol, and is transferred to the HRX FIFO when the complete word (according to HM[1:0]) is filled into IOSR. It is the responsibility of the programmer to select the correct number of bytes in an I²C frame so that they fit in a complete number of words. For this purpose, the slave device address byte does not count as part of the data; therefore, it is treated separately.

If the I²C slave transmitter is acknowledged, it should transmit the next data byte. In order to terminate the receive session, the programmer should set the HIDL bit at the last required data word. As a result, the last byte of the next received data word is not acknowledged, the slave transmitter releases the SDA line, and the SHI generates the stop event and terminates the session.

In a receive session, only the receive path is enabled and the HTX-to-IOSR transfers are inhibited. If the HRNE status bit is set, the HRX FIFO contains valid data, which may be read by the DSP with either DSP instructions or DMA transfers. When the HRX FIFO is full, the SHI suspends the serial clock just before acknowledge. In this case, the clock is reactivated when the FIFO is read (the SHI gives an ACK = 0 and proceeds receiving).

9.7.4.2 Transmit Data In I²C Master Mode

A transmit session is initiated if the $\overline{R/\overline{W}}$ direction bit of the transmitted slave device address byte is cleared. Following a transmit initiation, the IOSR is loaded from HTX (assuming HTX is not empty) and its contents are shifted out, MSB-first, on the SDA line. Following each transmitted byte, the SHI controller samples the SDA line at the ninth clock pulse, and inspects the ACK status. If the transmitted byte was acknowledged (ACK=0), the SHI controller continues transmitting the next byte. However, if it was not acknowledged (ACK=1), the HBER status bit is set to inform the DSP side that a bus error (or overrun, or any other exception in the slave device) has occurred. Consequently, the I²C master device generates a stop event and terminates the session.

HTX contents are transferred to the IOSR when the complete word (according to HM[1:0]) has been shifted out. It is, therefore, the responsibility of the programmer to select the right number of bytes in an I²C frame so that they fit in a complete number of words. Remember that for this purpose, the slave device address byte does not count as part of the data.

In a transmit session, only the transmit path is enabled and the IOSR-to-HRX FIFO transfers are inhibited. When the HTX transfers its valid data word to the IOSR, the HTDE status bit is set and the DSP may write a new data word to HTX with either DSP instructions or DMA transfers. If both IOSR and HTX are empty, the SHI suspends the serial clock until new data is written into HTX (when the SHI proceeds with the transmit session) or HIDL is set (the SHI reactivates the clock to generate the stop event and terminate the transmit session).

9.7.5 SHI Operation During DSP Stop

The SHI operation cannot continue when the DSP is in the stop state, because no DSP clocks are active. While the DSP is in the stop state, the SHI remains in the individual reset state.

While in the individual reset state the following is true:

- If the SHI was operating in the I²C mode, the SHI signals are disabled (high impedance state).
- If the SHI was operating in the SPI mode, the SHI signals are not affected.
- The HCSR status bits and the transmit/receive paths are reset to the same state produced by hardware reset or software reset.
- The HCSR and HCKR control bits are not affected.

NOTE

It is recommended that the SHI be disabled before entering the stop state.

10 Enhanced Serial Audio Interface (ESAI)

10.1 Introduction

The Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals which implement the Freescale SPI serial protocol. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. It is a superset of the 56300 Family ESSI peripheral and of the 56000 Family SAI peripheral.

NOTE

The DSP56367 has two ESAI modules. This section describes the ESAI, and Section 11 describes the ESAI_1. The ESAI and ESAI_1 share 4 data pins. This is described in the ESAI_1 section.

The ESAI block diagram is shown in [Figure 10-1](#). The ESAI is named synchronous because all serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is similar in that it is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available. This mode offers a subset of the SPI protocol.




Figure 10-1 ESAI Block Diagram

10.2 ESAI Data and Control Pins

Three to twelve pins are required for operation, depending on the operating mode selected and the number of transmitters and receivers enabled. The SDO0 and SDO1 pins are used by transmitters 0 and 1 only. The SDO2/SDI3, SDO3/SDI2, SDO4/SDI1, and SDO5/SDI0 pins are shared by transmitters 2 to 5 with receivers 0 to 3. The actual mode of operation is selected under software control. All transmitters operate fully synchronized under control of the same transmitter clock signals. All receivers operate fully synchronized under control of the same receiver clock signals.

10.2.1 Serial Transmit 0 Data Pin (SDO0)

SDO0 is used for transmitting data from the TX0 serial transmit shift register. SDO0 is an output when data is being transmitted from the TX0 shift register. In the on-demand mode with an internally generated bit clock, the SDO0 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO0 may be programmed as a general-purpose I/O pin (PC11) when the ESAI SDO0 function is not being used.

10.2.2 Serial Transmit 1 Data Pin (SDO1)

SDO1 is used for transmitting data from the TX1 serial transmit shift register. SDO1 is an output when data is being transmitted from the TX1 shift register. In the on-demand mode with an internally generated bit clock, the SDO1 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO1 may be programmed as a general-purpose I/O pin (PC10) when the ESAI SDO1 function is not being used.

10.2.3 Serial Transmit 2/Receive 3 Data Pin (SDO2/SDI3)

SDO2/SDI3 is used as the SDO2 for transmitting data from the TX2 serial transmit shift register when programmed as a transmitter pin, or as the SDI3 signal for receiving serial data to the RX3 serial receive shift register when programmed as a receiver pin. SDO2/SDI3 is an input when data is being received by the RX3 shift register. SDO2/SDI3 is an output when data is being transmitted from the TX2 shift register. In the on-demand mode with an internally generated bit clock, the SDO2/SDI3 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO2/SDI3 may be programmed as a general-purpose I/O pin (PC9) when the ESAI SDO2 and SDI3 functions are not being used.

10.2.4 Serial Transmit 3/Receive 2 Data Pin (SDO3/SDI2)

SDO3/SDI2 is used as the SDO3 signal for transmitting data from the TX3 serial transmit shift register when programmed as a transmitter pin, or as the SDI2 signal for receiving serial data to the RX2 serial receive shift register when programmed as a receiver pin. SDO3/SDI2 is an input when data is being received by the RX2 shift register. SDO3/SDI2 is an output when data is being transmitted from the TX3 shift register. In the on-demand mode with an internally generated bit clock, the SDO3/SDI2 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO3/SDI2 may be programmed as a general-purpose I/O pin (PC8) when the ESAI SDO3 and SDI2 functions are not being used.

10.2.5 Serial Transmit 4/Receive 1 Data Pin (SDO4/SDI1)

SDO4/SDI1 is used as the SDO4 signal for transmitting data from the TX4 serial transmit shift register when programmed as transmitter pin, or as the SDI1 signal for receiving serial data to the RX1 serial receive shift register when programmed as a receiver pin. SDO4/SDI1 is an input when data is being received by the RX1 shift register. SDO4/SDI1 is an output when data is being transmitted from the TX4 shift register. In the on-demand mode with an internally generated bit clock, the SDO4/SDI1 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO4/SDI1 may be programmed as a general-purpose I/O pin (PC7) when the ESAI SDO4 and SDI1 functions are not being used.

10.2.6 Serial Transmit 5/Receive 0 Data Pin (SDO5/SDI0)

SDO5/SDI0 is used as the SDO5 signal for transmitting data from the TX5 serial transmit shift register when programmed as transmitter pin, or as the SDI0 signal for receiving serial data to the RX0 serial shift register when programmed as a receiver pin. SDO5/SDI0 is an input when data is being received by the RX0 shift register. SDO5/SDI0 is an output when data is being transmitted from the TX5 shift register. In the on-demand mode with an internally generated bit clock, the SDO5/SDI0 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO5/SDI0 may be programmed as a general-purpose I/O pin (PC6) when the ESAI SDO5 and SDI0 functions are not being used.

10.2.7 Receiver Serial Clock (SCKR)

SCKR is a bidirectional pin providing the receivers serial bit clock for the ESAI interface. The direction of this pin is determined by the RCKD bit in the RCCR register. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).

When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin reflects the value of the OF0 bit in the SAICR register, and the data in the OF0 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When this pin is configured as the input flag IF0, the data value at the pin is stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

SCKR may be programmed as a general-purpose I/O pin (PC0) when the ESAI SCKR function is not being used.

NOTE

Although the external ESAI serial clock can be independent of and asynchronous to the DSP system clock, the DSP clock frequency must be at least three times the external ESAI serial clock frequency and each ESAI serial clock phase must exceed the minimum of 1.5 DSP clock periods.

For more information on pin mode and definition, see [Table 10-7](#) and on receiver clock signals see [Table 10-1](#).

Table 10-1 Receiver Clock Sources (asynchronous mode only)

RHCKD	RFSD	RCKD	Receiver Bit Clock Source	OUTPUTS		
0	0	0	SCKR			
0	0	1	HCKR			SCKR
0	1	0	SCKR		FSR	
0	1	1	HCKR		FSR	SCKR
1	0	0	SCKR	HCKR		
1	0	1	INT	HCKR		SCKR
1	1	0	SCKR	HCKR	FSR	
1	1	1	INT	HCKR	FSR	SCKR

10.2.8 Transmitter Serial Clock (SCKT)

SCKT is a bidirectional pin providing the transmitters serial bit clock for the ESAI interface. The direction of this pin is determined by the TCKD bit in the TCCR register. The SCKT is a clock input or output used by all the enabled transmitters in the asynchronous mode (SYN=0) or by all the enabled transmitters and receivers in the synchronous mode (SYN=1) (see [Table 10-2](#)).

Table 10-2 Transmitter Clock Sources

THCKD	TFSD	TCKD	Transmitter Bit Clock Source	OUTPUTS		
0	0	0	SCKT			
0	0	1	HCKT			SCKT
0	1	0	SCKT		FST	
0	1	1	HCKT		FST	SCKT
1	0	0	SCKT	HCKT		
1	0	1	INT	HCKT		SCKT
1	1	0	SCKT	HCKT	FST	
1	1	1	INT	HCKT	FST	SCKT

SCKT may be programmed as a general-purpose I/O pin (PC3) when the ESAI SCKT function is not being used.

NOTE

Although the external ESAI serial clock can be independent of and asynchronous to the DSP system clock, the DSP clock frequency must be at least three times the external ESAI serial clock frequency and each ESAI serial clock phase must exceed the minimum of 1.5 DSP clock periods.

10.2.9 Frame Sync for Receiver (FSR)

FSR is a bidirectional pin providing the receivers frame sync signal for the ESAI interface. The direction of this pin is determined by the RFSD bit in RCR register. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1). For further information on pin mode and definition, see [Table 10-8](#) and on receiver clock signals see [Table 10-1](#).

When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin reflects the value of the OF1 bit in the SAICR register, and the data in the OF1 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When configured as the input flag IF1, the data value at the pin is stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

FSR may be programmed as a general-purpose I/O pin (PC1) when the ESAI FSR function is not being used.

10.2.10 Frame Sync for Transmitter (FST)

FST is a bidirectional pin providing the frame sync for both the transmitters and receivers in the synchronous mode (SYN=1) and for the transmitters only in asynchronous mode (SYN=0) (see [Table 10-2](#)). The direction of this pin is determined by the TFSD bit in the TCR register. When configured as an output, this pin is the internally generated frame sync signal. When configured as an input, this pin receives an external frame sync signal for the transmitters (and the receivers in synchronous mode).

FST may be programmed as a general-purpose I/O pin (PC4) when the ESAI FST function is not being used.

10.2.11 High Frequency Clock for Transmitter (HCKT)

HCKT is a bidirectional pin providing the transmitters high frequency clock for the ESAI interface. The direction of this pin is determined by the THCKD bit in the TCCR register. In the asynchronous mode (SYN=0), the HCKT pin operates as the high frequency clock input or output used by all enabled transmitters. In the synchronous mode (SYN=1), it operates as the high frequency clock input or output used by all enabled transmitters and receivers. When programmed as input this pin is used as an alternative high frequency clock source to the ESAI transmitter rather than the DSP main clock. When programmed as output it can serve as a high frequency sample clock (to external DACs for example) or as an additional system clock. See [Table 10-2](#).

HCKT may be programmed as a general-purpose I/O pin (PC5) when the ESAI HCKT function is not being used.

10.2.12 High Frequency Clock for Receiver (HCKR)

HCKR is a bidirectional pin providing the receivers high frequency clock for the ESAI interface. The direction of this pin is determined by the RHCKD bit in the RCCR register. In the asynchronous mode (SYN=0), the HCKR pin operates as the high frequency clock input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as the serial flag 2 pin. For further information on pin mode and definition, see [Table 10-9](#) and on receiver clock signals see [Table 10-1](#).

When this pin is configured as serial flag pin, its direction is determined by the RHCKD bit in the RCCR register. When configured as the output flag OF2, this pin reflects the value of the OF2 bit in the SAICR register, and the data in the OF2 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When configured as the input flag IF2, the data value at the pin is stored in the IF2 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

HCKR may be programmed as a general-purpose I/O pin (PC2) when the ESAI HCKR function is not being used.

10.3 ESAI Programming Model

The ESAI can be viewed as five control registers, one status register, six transmit data registers, four receive data registers, two transmit slot mask registers, two receive slot mask registers and a

special-purpose time slot register. The following paragraphs give detailed descriptions and operations of each bit in the ESAI registers.

The ESAI pins can also function as GPIO pins (Port C), described in [Section 10.5, "GPIO - Pins and Registers"](#).

10.3.1 ESAI Transmitter Clock Control Register (TCCR)

The read/write Transmitter Clock Control Register (TCCR) controls the ESAI transmitter clock generator bit and frame sync rates, the bit clock and high frequency clock sources and the directions of the HCKT, FST and SCKT signals. (See [Figure 10-2](#)). In the synchronous mode (SYN=1), the bit clock defined for the transmitter determines the receiver bit clock as well. TCCR also controls the number of words per frame for the serial data.

	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFFFB6	TDC2	TDC1	TDC0	TPSR	TPM7	TPM6	TPM5	TPM4	TPM3	TPM2	TPM1	TPM0
	23	22	21	20	19	18	17	16	15	14	13	12
	THCKD	TFSD	TCKD	THCKP	TFSP	TCKP	TFP3	TFP2	TFP1	TFP0	TDC4	TDC3


Figure 10-2 TCCR Register

Hardware and software reset clear all the bits of the TCCR register.

The TCCR control bits are described in the following paragraphs.

10.3.1.1 TCCR Transmit Prescale Modulus Select (TPM7–TPM0) - Bits 0–7

The TPM7–TPM0 bits specify the divide ratio of the prescale divider in the ESAI transmitter clock generator. A divide ratio from 1 to 256 (TPM[7:0]=\$00 to \$FF) may be selected. The bit clock output is available at the transmit serial bit clock (SCKT) pin of the DSP. The bit clock output is also available internally for use as the bit clock to shift the transmit and receive shift registers. The ESAI transmit clock generator functional diagram is shown in [Figure 10-3](#).



Note: FOSC is the DSP56300 Core internal clock frequency.

Figure 10-3 ESAI Clock Generator Functional Block Diagram

10.3.1.2 TCCR Transmit Prescaler Range (TPSR) - Bit 8

The TPSR bit controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is used to extend the range of the prescaler for those cases where a slower bit clock is desired. When TPSR is set, the fixed prescaler is bypassed. When TPSR is cleared, the fixed divide-by-eight prescaler is operational (see Figure 10-3). The maximum internally generated bit clock frequency is $F_{osc}/4$; the minimum internally generated bit clock frequency is $F_{osc}/(2 \times 8 \times 256) = F_{osc}/4096$.

NOTE

Do not use the combination TPSR=1 and TPM7-TPM0=\$00, which causes synchronization problems when using the internal DSP clock as source (TCKD=1 or THCKD=1).

10.3.1.3 TCCR Tx Frame Rate Divider Control (TDC4–TDC0) - Bits 9–13

The TDC4–TDC0 bits control the divide ratio for the programmable frame rate dividers used to generate the transmitter frame clocks.

In network mode, this ratio may be interpreted as the number of words per frame minus one. The divide ratio may range from 2 to 32 (TDC[4:0]=00001 to 11111) for network mode. A divide ratio of one (TDC[4:0]=00000) in network mode is a special case (on-demand mode).

In normal mode, this ratio determines the word transfer rate. The divide ratio may range from 1 to 32 (TDC[4:0]=00000 to 11111) for normal mode. In normal mode, a divide ratio of 1 (TDC[4:0]=00000) provides continuous periodic data word transfers. A bit-length frame sync (TFSL=1) must be used in this case.

The ESAI frame sync generator functional diagram is shown in [Figure 10-4](#).




Figure 10-4 ESAI Frame Sync Generator Functional Block Diagram

10.3.1.4 TCCR Tx High Frequency Clock Divider (TFP3-TFP0) - Bits 14–17

The TFP3–TFP0 bits control the divide ratio of the transmitter high frequency clock to the transmitter serial bit clock when the source of the high frequency clock and the bit clock is the internal DSP clock. When the HCKT input is being driven from an external high frequency clock, the TFP3-TFP0 bits specify an additional division ratio in the clock divider chain. See [Table 10-3](#) for the specification of the divide ratio. The ESAI high frequency clock generator functional diagram is shown in [Figure 10-3](#).

Table 10-3 Transmitter High Frequency Clock Divider

TFP3-TFP0	Divide Ratio
\$0	1
\$1	2
\$2	3
\$3	4
...	...
\$F	16

10.3.1.5 TCCR Transmit Clock Polarity (TCKP) - Bit 18

The Transmitter Clock Polarity (TCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If TCKP is cleared the data and the frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the transmit bit clock. If TCKP is set the falling edge of the transmit clock is used to clock the data out and frame sync and the rising edge of the transmit clock is used to latch the data and frame sync in.

10.3.1.6 TCCR Transmit Frame Sync Polarity (TFSP) - Bit 19

The Transmitter Frame Sync Polarity (TFSP) bit determines the polarity of the transmit frame sync signal. When TFSP is cleared, the frame sync signal polarity is positive (i.e the frame start is indicated by a high level on the frame sync pin). When TFSP is set, the frame sync signal polarity is negative (i.e the frame start is indicated by a low level on the frame sync pin).

10.3.1.7 TCCR Transmit High Frequency Clock Polarity (THCKP) - Bit 20

The Transmitter High Frequency Clock Polarity (THCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If THCKP is cleared the data and the frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the transmit bit clock. If THCKP is set the falling edge of the transmit clock is used to clock the data out and frame sync and the rising edge of the transmit clock is used to latch the data and frame sync in.

10.3.1.8 TCCR Transmit Clock Source Direction (TCKD) - Bit 21

The Transmitter Clock Source Direction (TCKD) bit selects the source of the clock signal used to clock the transmit shift registers in the asynchronous mode (SYN=0) and the transmit shift registers and the receive shift registers in the synchronous mode (SYN=1). When TCKD is set, the internal clock source becomes the bit clock for the transmit shift registers and word length divider and is the output on the SCKT pin. When TCKD is cleared, the clock source is external; the internal clock generator is disconnected from the SCKT pin, and an external clock source may drive this pin. See [Table 10-2](#).

10.3.1.9 TCCR Transmit Frame Sync Signal Direction (TFSD) - Bit 22

TFSD controls the direction of the FST pin. When TFSD is cleared, FST is an input; when TFSD is set, FST is an output. See [Table 10-2](#).

10.3.1.10 TCCR Transmit High Frequency Clock Direction (THCKD) - Bit 23

THCKD controls the direction of the HCKT pin. When THCKD is cleared, HCKT is an input; when THCKD is set, HCKT is an output. See [Table 10-2](#).

10.3.2 ESAI Transmit Control Register (TCR)

The read/write Transmit Control Register (TCR) controls the ESAI transmitter section. Interrupt enable bits for the transmitter section are provided in this control register. Operating modes are also selected in this register. See [Figure 10-5](#).




Figure 10-5 TCR Register

Hardware and software reset clear all the bits in the TCR register.

The TCR bits are described in the following paragraphs.

10.3.2.1 TCR ESAI Transmit 0 Enable (TE0) - Bit 0

TE0 enables the transfer of data from TX0 to the transmit shift register #0. When TE0 is set and a frame sync is detected, the transmit #0 portion of the ESAI is enabled for that frame. When TE0 is cleared, the transmitter #0 is disabled after completing transmission of data currently in the ESAI transmit shift register. The SDO0 output is tri-stated, and any data present in TX0 is not transmitted (i.e., data can be written to TX0 with TE0 cleared; but data is not transferred to the transmit shift register #0).

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE0 and setting it again disables the transmitter #0 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO0 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE0 can be left enabled.

10.3.2.2 TCR ESAI Transmit 1 Enable (TE1) - Bit 1

TE1 enables the transfer of data from TX1 to the transmit shift register #1. When TE1 is set and a frame sync is detected, the transmit #1 portion of the ESAI is enabled for that frame. When TE1 is cleared, the transmitter #1 is disabled after completing transmission of data currently in the ESAI transmit shift register. The SDO1 output is tri-stated, and any data present in TX1 is not transmitted (i.e., data can be written to TX1 with TE1 cleared; but data is not transferred to the transmit shift register #1).

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE1 and setting it again disables the transmitter #1 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO1 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE1 can be left enabled.

10.3.2.3 TCR ESAI Transmit 2 Enable (TE2) - Bit 2

TE2 enables the transfer of data from TX2 to the transmit shift register #2. When TE2 is set and a frame sync is detected, the transmit #2 portion of the ESAI is enabled for that frame. When TE2 is cleared, the transmitter #2 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX2 when TE2 is cleared but the data is not transferred to the transmit shift register #2.

The SDO2/SDI3 pin is the data input pin for RX3 if TE2 is cleared and RE3 in the RCR register is set. If both RE3 and TE2 are cleared the transmitter and receiver are disabled, and the pin is tri-stated. Both RE3 and TE2 should not be set at the same time.

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE2 and setting it again disables the transmitter #2 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO2/SDI3 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE2 can be left enabled.

10.3.2.4 TCR ESAI Transmit 3 Enable (TE3) - Bit 3

TE3 enables the transfer of data from TX3 to the transmit shift register #3. When TE3 is set and a frame sync is detected, the transmit #3 portion of the ESAI is enabled for that frame. When TE3 is cleared, the transmitter #3 is disabled after completing transmission of data currently in the ESAI transmit shift

register. Data can be written to TX3 when TE3 is cleared but the data is not transferred to the transmit shift register #3.

The SDO3/SDI2 pin is the data input pin for RX2 if TE3 is cleared and RE2 in the RCR register is set. If both RE2 and TE3 are cleared the transmitter and receiver are disabled, and the pin is tri-stated. Both RE2 and TE3 should not be set at the same time.

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE3 and setting it again disables the transmitter #3 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO3/SDI2 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE3 can be left enabled.

10.3.2.5 TCR ESAI Transmit 4 Enable (TE4) - Bit 4

TE4 enables the transfer of data from TX4 to the transmit shift register #4. When TE4 is set and a frame sync is detected, the transmit #4 portion of the ESAI is enabled for that frame. When TE4 is cleared, the transmitter #4 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX4 when TE4 is cleared but the data is not transferred to the transmit shift register #4.

The SDO4/SDI1 pin is the data input pin for RX1 if TE4 is cleared and RE1 in the RCR register is set. If both RE1 and TE4 are cleared the transmitter and receiver are disabled, and the pin is tri-stated. Both RE1 and TE4 should not be set at the same time.

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE4 and setting it again disables the transmitter #4 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO4/SDI1 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE4 can be left enabled.

10.3.2.6 TCR ESAI Transmit 5 Enable (TE5) - Bit 5

TE5 enables the transfer of data from TX5 to the transmit shift register #5. When TE5 is set and a frame sync is detected, the transmit #5 portion of the ESAI is enabled for that frame. When TE5 is cleared, the transmitter #5 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX5 when TE5 is cleared but the data is not transferred to the transmit shift register #5.

The SDO5/SDI0 pin is the data input pin for RX0 if TE5 is cleared and RE0 in the RCR register is set. If both RE0 and TE5 are cleared the transmitter and receiver are disabled, and the pin is tri-stated. Both RE0 and TE5 should not be set at the same time.

The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one.

In the network mode, the operation of clearing TE5 and setting it again disables the transmitter #5 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO5/SDI0 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE5 can be left enabled.

10.3.2.7 TCR Transmit Shift Direction (TSHFD) - Bit 6

The TSHFD bit causes the transmit shift registers to shift data out MSB first when TSHFD equals zero or LSB first when TSHFD equals one (see [Figure 10-13](#) and [Figure 10-14](#)).

10.3.2.8 TCR Transmit Word Alignment Control (TWA) - Bit 7

The Transmitter Word Alignment Control (TWA) bit defines the alignment of the data word in relation to the slot. This is relevant for the cases where the word length is shorter than the slot length. If TWA is cleared, the data word is left-aligned in the slot frame during transmission. If TWA is set, the data word is right-aligned in the slot frame during transmission.

Since the data word is shorter than the slot length, the data word is extended until achieving the slot length, according to the following rule:

1. If the data word is left-aligned (TWA=0), and zero padding is disabled (PADC=0), then the last data bit is repeated after the data word has been transmitted. If zero padding is enabled (PADC=1), zeroes are transmitted after the data word has been transmitted.
2. If the data word is right-aligned (TWA=1), and zero padding is disabled (PADC=0), then the first data bit is repeated before the transmission of the data word. If zero padding is enabled (PADC=1), zeroes are transmitted before the transmission of the data word.

10.3.2.9 TCR Transmit Network Mode Control (TMOD1-TMOD0) - Bits 8-9

The TMOD1 and TMOD0 bits are used to define the network mode of ESAI transmitters according to [Table 10-4](#). In the normal mode, the frame rate divider determines the word transfer rate – one word is transferred per frame sync during the frame sync time slot, as shown in [Figure 10-6](#). In network mode, it is possible to transfer a word for every time slot, as shown in [Figure 10-6](#). For more details, see [Section 10.4, "Operating Modes"](#).

In order to comply with AC-97 specifications, TSWS4-TSWS0 should be set to 00011 (20-bit slot, 20-bit word length), TFSL and TFSR should be cleared, and TDC4-TDC0 should be set to \$0C (13 words in frame). If TMOD[1:0]=\$11 and the above recommendations are followed, the first slot and word will be 16 bits long, and the next 12 slots and words will be 20 bits long, as required by the AC97 protocol.

Table 10-4 Transmit Network Mode Selection

TMOD1	TMOD0	TDC4-TDC0	Transmitter Network Mode
0	0	\$0-\$1F	Normal Mode
0	1	\$0	On-Demand Mode
0	1	\$1-\$1F	Network Mode
1	0	X	Reserved
1	1	\$0C	AC97




Figure 10-6 Normal and Network Operation

10.3.2.10 TCR Tx Slot and Word Length Select (TSWS4-TSWS0) - Bits 10-14

The TSWS4-TSWS0 bits are used to select the length of the slot and the length of the data words being transferred via the ESAI. The word length must be equal to or shorter than the slot length. The possible

combinations are shown in [Table 10-5](#). See also the ESAI data path programming model in [Figure 10-13](#) and [Figure 10-14](#).

Table 10-5 ESAI Transmit Slot and Word Length Selection


TSWS4	TSWS3	TSWS2	TSWS1	TSWS0	SLOT LENGTH	WORD LENGTH
0	0	0	0	0	8	8
0	0	1	0	0	12	8
0	0	0	0	1		12
0	1	0	0	0	16	8
0	0	1	0	1		12
0	0	0	1	0		16
0	1	1	0	0	20	8
0	1	0	0	1		12
0	0	1	1	0		16
0	0	0	1	1		20
1	0	0	0	0	24	8
0	1	1	0	1		12
0	1	0	1	0		16
0	0	1	1	1		20
1	1	1	1	0		24
1	1	0	0	0	32	8
1	0	1	0	1		12
1	0	0	1	0		16
0	1	1	1	1		20
1	1	1	1	1		24

Table 10-5 ESAI Transmit Slot and Word Length Selection (continued)


TSWS4	TSWS3	TSWS2	TSWS1	TSWS0	SLOT LENGTH	WORD LENGTH
0	1	0	1	1	Reserved	
0	1	1	1	0		
1	0	0	0	1		
1	0	0	1	1		
1	0	1	0	0		
1	0	1	1	0		
1	0	1	1	1		
1	1	0	0	1		
1	1	0	1	0		
1	1	0	1	1		
1	1	1	0	0		
1	1	1	0	1		

10.3.2.11 TCR Transmit Frame Sync Length (TFSL) - Bit 15

The TFSL bit selects the length of frame sync to be generated or recognized. If TFSL is cleared, a word-length frame sync is selected. If TFSL is set, a 1-bit clock period frame sync is selected. See [Figure 10-7](#) for examples of frame length selection.



NOTE: Frame sync occurs while data is valid.



NOTE: Frame sync occurs for one bit time preceding the data.





Figure 10-7 Frame Length Selection

10.3.2.12 TCR Transmit Frame Sync Relative Timing (TFSR) - Bit 16

TFSR determines the relative timing of the transmit frame sync signal as referred to the serial data lines, for a word length frame sync only (TFSL=0). When TFSR is cleared the word length frame sync occurs together with the first bit of the data word of the first slot. When TFSR is set the word length frame sync starts one serial clock cycle earlier (i.e together with the last bit of the previous data word).

10.3.2.13 TCR Transmit Zero Padding Control (PADC) - Bit 17

When PADC is cleared, zero padding is disabled. When PADC is set, zero padding is enabled. PADC, in conjunction with the TWA control bit, determines the way that padding is done for operating modes where the word length is less than the slot length. See the TWA bit description in [Section 10.3.2.8, "TCR Transmit Word Alignment Control \(TWA\) - Bit 7"](#) for more details.

Since the data word is shorter than the slot length, the data word is extended until achieving the slot length, according to the following rule:

1. If the data word is left-aligned (TWA=0), and zero padding is disabled (PADC=0), then the last data bit is repeated after the data word has been transmitted. If zero padding is enabled (PADC=1), zeroes are transmitted after the data word has been transmitted.
2. If the data word is right-aligned (TWA=1), and zero padding is disabled (PADC=0), then the first data bit is repeated before the transmission of the data word. If zero padding is enabled (PADC=1), zeroes are transmitted before the transmission of the data word.

10.3.2.14 TCR Reserved Bit - Bits 18

This bit is reserved. It reads as zero, and it should be written with zero for future compatibility.

10.3.2.15 TCR Transmit Section Personal Reset (TPR) - Bit 19

The TPR control bit is used to put the transmitter section of the ESAI in the personal reset state. The receiver section is not affected. When TPR is cleared, the transmitter section may operate normally. When TPR is set, the transmitter section enters the personal reset state immediately. When in the personal reset state, the status bits are reset to the same state as after hardware reset. The control bits are not affected by the personal reset state. The transmitter data pins are tri-stated while in the personal reset state; if a stable logic level is desired, the transmitter data pins should be defined as GPIO outputs, or external pull-up or pull-down resistors should be used. The transmitter clock outputs drive zeroes while in the personal reset state. Note that to leave the personal reset state by clearing TPR, the procedure described in [Section 10.6, "ESAI Initialization Examples"](#) should be followed.

10.3.2.16 TCR Transmit Exception Interrupt Enable (TEIE) - Bit 20

When TEIE is set, the DSP is interrupted when both TDE and TUE in the SAISR status register are set. When TEIE is cleared, this interrupt is disabled. Reading the SAISR status register followed by writing to all the data registers of the enabled transmitters clears TUE, thus clearing the pending interrupt.

10.3.2.17 TCR Transmit Even Slot Data Interrupt Enable (TEDIE) - Bit 21

The TEDIE control bit is used to enable the transmit even slot data interrupts. If TEDIE is set, the transmit even slot data interrupts are enabled. If TEDIE is cleared, the transmit even slot data interrupts are disabled. A transmit even slot data interrupt request is generated if TEDIE is set and the TEDE status flag in the SAISR status register is set. Even time slots are all even-numbered time slots (0, 2, 4, etc.) when operating in network mode. The zero time slot in the frame is marked by the frame sync signal and is considered to be even. Writing data to all the data registers of the enabled transmitters or to TSR clears the TEDE flag, thus servicing the interrupt.

Transmit interrupts with exception have higher priority than transmit even slot data interrupts, therefore if exception occurs (TUE is set) and TEIE is set, the ESAI requests an ESAI transmit data with exception interrupt from the interrupt controller.

10.3.2.18 TCR Transmit Interrupt Enable (TIE) - Bit 22

The DSP is interrupted when TIE and the TDE flag in the SAISR status register are set. When TIE is cleared, this interrupt is disabled. Writing data to all the data registers of the enabled transmitters or to TSR clears TDE, thus clearing the interrupt.

Transmit interrupts with exception have higher priority than normal transmit data interrupts, therefore if exception occurs (TUE is set) and TEIE is set, the ESAI requests an ESAI transmit data with exception interrupt from the interrupt controller.

10.3.2.19 TCR Transmit Last Slot Interrupt Enable (TLIE) - Bit 23

TLIE enables an interrupt at the beginning of last slot of a frame in network mode. When TLIE is set the DSP is interrupted at the start of the last slot in a frame in network mode regardless of the transmit mask register setting. When TLIE is cleared the transmit last slot interrupt is disabled. TLIE is disabled when TDC[4:0]=\$00000 (on-demand mode). The use of the transmit last slot interrupt is described in [Section 10.4.3, "ESAI Interrupt Requests"](#).

10.3.3 ESAI Receive Clock Control Register (RCCR)

The read/write Receive Clock Control Register (RCCR) controls the ESAI receiver clock generator bit and frame sync rates, word length, and number of words per frame for the serial data. The RCCR control bits are described in the following paragraphs (see [Figure 10-8](#)).

	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFFFB8	RDC2	RDC1	RDC0	RPSR	RPM7	RPM6	RPM5	RPM4	RPM3	RPM2	RPM1	RPM0
	23	22	21	20	19	18	17	16	15	14	13	12
	RHCKD	RFSD	RCKD	RHCKP	RFSP	RCKP	RFP3	RFP2	RFP1	RFP0	RDC4	RDC3

Figure 10-8 RCCR Register

Hardware and software reset clear all the bits of the RCCR register.

10.3.3.1 RCCR Receiver Prescale Modulus Select (RPM7–RPM0) - Bits 7–0

The RPM7–RPM0 bits specify the divide ratio of the prescale divider in the ESAI receiver clock generator. A divide ratio from 1 to 256 ($RPM[7:0]=\$00$ to $\$FF$) may be selected. The bit clock output is available at the receiver serial bit clock (SCKR) pin of the DSP. The bit clock output is also available internally for use as the bit clock to shift the receive shift registers. The ESAI receive clock generator functional diagram is shown in [Figure 10-3](#).

10.3.3.2 RCCR Receiver Prescaler Range (RPSR) - Bit 8

The RPSR controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is used to extend the range of the prescaler for those cases where a slower bit clock is desired. When RPSR is set, the fixed prescaler is bypassed. When RPSR is cleared, the fixed divide-by-eight prescaler is operational (see [Figure 10-3](#)). The maximum internally generated bit clock frequency is $F_{osc}/4$, the minimum internally generated bit clock frequency is $F_{osc}/(2 \times 8 \times 256)=F_{osc}/4096$.

NOTE

Do not use the combination $RPSR=1$ and $RPM7-RPM0=\$00$, which causes synchronization problems when using the internal DSP clock as source ($RHCKD=1$ or $RCKD=1$).

10.3.3.3 RCCR Rx Frame Rate Divider Control (RDC4–RDC0) - Bits 9–13

The RDC4–RDC0 bits control the divide ratio for the programmable frame rate dividers used to generate the receiver frame clocks.

In network mode, this ratio may be interpreted as the number of words per frame minus one. The divide ratio may range from 2 to 32 ($RDC[4:0]=00001$ to 11111) for network mode. A divide ratio of one ($RDC[4:0]=00000$) in network mode is a special case (on-demand mode).

In normal mode, this ratio determines the word transfer rate. The divide ratio may range from 1 to 32 ($RDC[4:0]=00000$ to 11111) for normal mode. In normal mode, a divide ratio of one ($RDC[4:0]=00000$) provides continuous periodic data word transfers. A bit-length frame sync ($RFSL=1$) must be used in this case.

The ESAI frame sync generator functional diagram is shown in [Figure 10-4](#).

10.3.3.4 RCCR Rx High Frequency Clock Divider (RFP3-RFP0) - Bits 14-17

The RFP3–RFP0 bits control the divide ratio of the receiver high frequency clock to the receiver serial bit clock when the source of the receiver high frequency clock and the bit clock is the internal DSP clock. When the HCKR input is being driven from an external high frequency clock, the RFP3-RFP0 bits specify an additional division ration in the clock divider chain. See [Table 10-6](#) for the specification of the divide ratio. The ESAI high frequency generator functional diagram is shown in [Figure 10-3](#).

Table 10-6 Receiver High Frequency Clock Divider

RFP3-RFP0	Divide Ratio
\$0	1
\$1	2
\$2	3
\$3	4
...	...
\$F	16

10.3.3.5 RCCR Receiver Clock Polarity (RCKP) - Bit 18

The Receiver Clock Polarity (RCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If RCKP is cleared the data and the frame sync are clocked out on the rising edge of the receive bit clock and the frame sync is latched in on the falling edge of the receive bit clock. If RCKP is set the falling edge of the receive clock is used to clock the data and frame sync out and the rising edge of the receive clock is used to latch the frame sync in.

10.3.3.6 RCCR Receiver Frame Sync Polarity (RFSP) - Bit 19

The Receiver Frame Sync Polarity (RFSP) determines the polarity of the receive frame sync signal. When RFSP is cleared the frame sync signal polarity is positive (i.e the frame start is indicated by a high level on the frame sync pin). When RFSP is set the frame sync signal polarity is negative (i.e the frame start is indicated by a low level on the frame sync pin).

10.3.3.7 RCCR Receiver High Frequency Clock Polarity (RHCKP) - Bit 20

The Receiver High Frequency Clock Polarity (RHCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If RHCKP is cleared the data and the frame sync are clocked out on the rising edge of the receive bit clock and the frame sync is latched in on the falling edge of the receive bit clock. If RHCKP is set the falling edge of the receive clock is used to clock the data and frame sync out and the rising edge of the receive clock is used to latch the frame sync in.

10.3.3.8 RCCR Receiver Clock Source Direction (RCKD) - Bit 21

The Receiver Clock Source Direction (RCKD) bit selects the source of the clock signal used to clock the receive shift register in the asynchronous mode (SYN=0) and the IF0/OF0 flag direction in the synchronous mode (SYN=1).

In the asynchronous mode when RCKD is set, the internal clock source becomes the bit clock for the receive shift registers and word length divider, and is the output on the SCKR pin. In the asynchronous mode when RCKD is cleared, the clock source is external; the internal clock generator is disconnected from the SCKR pin, and an external clock source may drive this pin.

In the synchronous mode when RCKD is set, the SCKR pin becomes the OF0 output flag. If RCKD is cleared, then the SCKR pin becomes the IF0 input flag. See [Table 10-1](#) and [Table 10-7](#).

Table 10-7 SCKR Pin Definition Table

Control Bits		SCKR PIN
SYN	RCKD	
0	0	SCKR input
0	1	SCKR output
1	0	IF0
1	1	OF0

10.3.3.9 RCCR Receiver Frame Sync Signal Direction (RFSD) - Bit 22

The Receiver Frame Sync Signal Direction (RFSD) bit selects the source of the receiver frame sync signal when in the asynchronous mode (SYN=0), and the IF1/OF1/Transmitter Buffer Enable flag direction in the synchronous mode (SYN=1).

In the asynchronous mode when RFSD is set, the internal clock generator becomes the source of the receiver frame sync, and is the output on the FSR pin. In the asynchronous mode when RFSD is cleared, the receiver frame sync source is external; the internal clock generator is disconnected from the FSR pin, and an external clock source may drive this pin.

In the synchronous mode when RFSD is set, the FSR pin becomes the OF1 output flag or the Transmitter Buffer Enable, according to the TEBE control bit. If RFSD is cleared, then the FSR pin becomes the IF1 input flag. See [Table 10-1](#) and [Table 10-8](#).

Table 10-8 FSR Pin Definition Table

Control Bits			FSR Pin
SYN	TEBE	RFSD	
0	X	0	FSR input
0	X	1	FSR output
1	0	0	IF1
1	0	1	OF1
1	1	0	reserved
1	1	1	Transmitter Buffer Enable

10.3.3.10 RCCR Receiver High Frequency Clock Direction (RHCKD) - Bit 23

The Receiver High Frequency Clock Direction (RHCKD) bit selects the source of the receiver high frequency clock when in the asynchronous mode (SYN=0), and the IF2/OF2 flag direction in the synchronous mode (SYN=1).

In the asynchronous mode when RHCKD is set, the internal clock generator becomes the source of the receiver high frequency clock, and is the output on the HCKR pin. In the asynchronous mode when RHCKD is cleared, the receiver high frequency clock source is external; the internal clock generator is disconnected from the HCKR pin, and an external clock source may drive this pin.

When RHCKD is cleared, HCKR is an input; when RHCKD is set, HCKR is an output.


In the synchronous mode when RHCKD is set, the HCKR pin becomes the OF2 output flag. If RHCKD is cleared, then the HCKR pin becomes the IF2 input flag. See [Table 10-1](#) and [Table 10-9](#).

Table 10-9 HCKR Pin Definition Table

Control Bits		HCKR PIN
SYN	RHCKD	
0	0	HCKR input
0	1	HCKR output
1	0	IF2
1	1	OF2

10.3.4 ESAI Receive Control Register (RCR)

The read/write Receive Control Register (RCR) controls the ESAI receiver section. Interrupt enable bits for the receivers are provided in this control register. The receivers are enabled in this register (0,1,2 or 3 receivers can be enabled) if the input data pin is not used by a transmitter. Operating modes are also selected in this register.



Reserved bit - read as zero; should be written with zero for future compatibility.

Figure 10-9 RCR Register

Hardware and software reset clear all the bits in the RCR register.

The ESAI RCR bits are described in the following paragraphs.

10.3.4.1 RCR ESAI Receiver 0 Enable (RE0) - Bit 0

When RE0 is set and TE5 is cleared, the ESAI receiver 0 is enabled and samples data at the SDO5/SDI0 pin. TX5 and RX0 should not be enabled at the same time (RE0=1 and TE5=1). When RE0 is cleared, receiver 0 is disabled by inhibiting data transfer into RX0. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX0 data register.

If RE0 is set while some of the other receivers are already in operation, the first data word received in RX0 will be invalid and must be discarded.

10.3.4.2 RCR ESAI Receiver 1 Enable (RE1) - Bit 1

When RE1 is set and TE4 is cleared, the ESAI receiver 1 is enabled and samples data at the SDO4/SDI1 pin. TX4 and RX1 should not be enabled at the same time (RE1=1 and TE4=1). When RE1 is cleared, receiver 1 is disabled by inhibiting data transfer into RX1. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX1 data register.

If RE1 is set while some of the other receivers are already in operation, the first data word received in RX1 will be invalid and must be discarded.

10.3.4.3 RCR ESAI Receiver 2 Enable (RE2) - Bit 2

When RE2 is set and TE3 is cleared, the ESAI receiver 2 is enabled and samples data at the SDO3/SDI2 pin. TX3 and RX2 should not be enabled at the same time (RE2=1 and TE3=1). When RE2 is cleared, receiver 2 is disabled by inhibiting data transfer into RX2. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX2 data register.

If RE2 is set while some of the other receivers are already in operation, the first data word received in RX2 will be invalid and must be discarded.

10.3.4.4 RCR ESAI Receiver 3 Enable (RE3) - Bit 3

When RE3 is set and TE2 is cleared, the ESAI receiver 3 is enabled and samples data at the SDO2/SDI3 pin. TX2 and RX3 should not be enabled at the same time (RE3=1 and TE2=1). When RE3 is cleared, receiver 3 is disabled by inhibiting data transfer into RX3. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX3 data register.

If RE3 is set while some of the other receivers are already in operation, the first data word received in RX3 will be invalid and must be discarded.

10.3.4.5 RCR Reserved Bits - Bits 4-5, 17-18

These bits are reserved. They read as zero, and they should be written with zero for future compatibility.

10.3.4.6 RCR Receiver Shift Direction (RSHFD) - Bit 6

The RSHFD bit causes the receiver shift registers to shift data in MSB first when RSHFD is cleared or LSB first when RSHFD is set (see [Figure 10-13](#) and [Figure 10-14](#)).

10.3.4.7 RCR Receiver Word Alignment Control (RWA) - Bit 7

The Receiver Word Alignment Control (RWA) bit defines the alignment of the data word in relation to the slot. This is relevant for the cases where the word length is shorter than the slot length. If RWA is cleared, the data word is assumed to be left-aligned in the slot frame. If RWA is set, the data word is assumed to be right-aligned in the slot frame.

If the data word is shorter than the slot length, the data bits which are not in the data word field are ignored.

For data word lengths of less than 24 bits, the data word is right-extended with zeroes before being stored in the receive data registers.

10.3.4.8 RCR Receiver Network Mode Control (RMOD1-RMOD0) - Bits 8-9

The RMOD1 and RMOD0 bits are used to define the network mode of the ESAI receivers according to [Table 10-10](#). In the normal mode, the frame rate divider determines the word transfer rate – one word is transferred per frame sync during the frame sync time slot, as shown in [Figure 10-6](#). In network mode, it is possible to transfer a word for every time slot, as shown in [Figure 10-6](#). For more details, see [Section 10.4, "Operating Modes"](#).

In order to comply with AC-97 specifications, RSWS4-RSWS0 should be set to 00011 (20-bit slot, 20-bit word), RFSL and RFSR should be cleared, and RDC4-RDC0 should be set to \$0C (13 words in frame).

Table 10-10 ESAI Receive Network Mode Selection

RMOD1	RMOD0	RDC4-RDC0	Receiver Network Mode
0	0	\$0-\$1F	Normal Mode
0	1	\$0	On-Demand Mode
0	1	\$1-\$1F	Network Mode
1	0	X	Reserved
1	1	\$0C	AC97

10.3.4.9 RCR Receiver Slot and Word Select (RSWS4-RSWS0) - Bits 10-14

The RSWS4-RSWS0 bits are used to select the length of the slot and the length of the data words being received via the ESAI. The word length must be equal to or shorter than the slot length. The possible combinations are shown in [Table 10-11](#). See also the ESAI data path programming model in [Figure 10-13](#) and [Figure 10-14](#).

Table 10-11 ESAI Receive Slot and Word Length Selection

RSWS4	RSWS3	RSWS2	RSWS1	RSWS0	SLOT LENGTH	WORD LENGTH
0	0	0	0	0	8	8
0	0	1	0	0	12	8
0	0	0	0	1		12
0	1	0	0	0	16	8
0	0	1	0	1		12
0	0	0	1	0		16
0	1	1	0	0	20	8
0	1	0	0	1		12
0	0	1	1	0		16
0	0	0	1	1		20
1	0	0	0	0	24	8
0	1	1	0	1		12
0	1	0	1	0		16
0	0	1	1	1		20
1	1	1	1	0		24
1	1	0	0	0	32	8
1	0	1	0	1		12
1	0	0	1	0		16
0	1	1	1	1		20
1	1	1	1	1		24
0	1	0	1	1	Reserved	
0	1	1	1	0		
1	0	0	0	1		
1	0	0	1	1		
1	0	1	0	0		
1	0	1	1	0		
1	0	1	1	1		
1	1	0	0	1		
1	1	0	1	0		
1	1	0	1	1		
1	1	1	0	0		
1	1	1	0	1		

10.3.4.10 RCR Receiver Frame Sync Length (RFSL) - Bit 15

The RFSL bit selects the length of the receive frame sync to be generated or recognized. If RFSL is cleared, a word-length frame sync is selected. If RFSL is set, a 1-bit clock period frame sync is selected. See [Figure 10-7](#) for examples of frame length selection.

10.3.4.11 RCR Receiver Frame Sync Relative Timing (RFSR) - Bit 16

RFSR determines the relative timing of the receive frame sync signal as referred to the serial data lines, for a word length frame sync only. When RFSR is cleared the word length frame sync occurs together with the first bit of the data word of the first slot. When RFSR is set the word length frame sync starts one serial clock cycle earlier (i.e. together with the last bit of the previous data word).

10.3.4.12 RCR Receiver Section Personal Reset (RPR) - Bit 19

The RPR control bit is used to put the receiver section of the ESAI in the personal reset state. The transmitter section is not affected. When RPR is cleared, the receiver section may operate normally. When RPR is set, the receiver section enters the personal reset state immediately. When in the personal reset state, the status bits are reset to the same state as after hardware reset. The control bits are not affected by the personal reset state. The receiver data pins are disconnected while in the personal reset state. Note that to leave the personal reset state by clearing RPR, the procedure described in [Section 10.6, "ESAI Initialization Examples"](#) should be followed.

10.3.4.13 RCR Receive Exception Interrupt Enable (REIE) - Bit 20

When REIE is set, the DSP is interrupted when both RDF and ROE in the SAISR status register are set. When REIE is cleared, this interrupt is disabled. Reading the SAISR status register followed by reading the enabled receivers data registers clears ROE, thus clearing the pending interrupt.

10.3.4.14 RCR Receive Even Slot Data Interrupt Enable (REDIE) - Bit 21

The REDIE control bit is used to enable the receive even slot data interrupts. If REDIE is set, the receive even slot data interrupts are enabled. If REDIE is cleared, the receive even slot data interrupts are disabled. A receive even slot data interrupt request is generated if REDIE is set and the REDF status flag in the SAISR status register is set. Even time slots are all even-numbered time slots (0, 2, 4, etc.) when operating in network mode. The zero time slot is marked by the frame sync signal and is considered to be even. Reading all the data registers of the enabled receivers clears the REDF flag, thus servicing the interrupt.

Receive interrupts with exception have higher priority than receive even slot data interrupts, therefore if exception occurs (ROE is set) and REIE is set, the ESAI requests an ESAI receive data with exception interrupt from the interrupt controller.

10.3.4.15 RCR Receive Interrupt Enable (RIE) - Bit 22

The DSP is interrupted when RIE and the RDF flag in the SAISR status register are set. When RIE is cleared, this interrupt is disabled. Reading the receive data registers of the enabled receivers clears RDF, thus clearing the interrupt.

Receive interrupts with exception have higher priority than normal receive data interrupts, therefore if exception occurs (ROE is set) and REIE is set, the ESAI requests an ESAI receive data with exception interrupt from the interrupt controller.

10.3.4.16 RCR Receive Last Slot Interrupt Enable (RLIE) - Bit 23

RLIE enables an interrupt after the last slot of a frame ended in network mode only. When RLIE is set the DSP is interrupted after the last slot in a frame ended regardless of the receive mask register setting. When RLIE is cleared the receive last slot interrupt is disabled. Hardware and software reset clear RLIE. RLIE is disabled when RDC[4:0]=00000 (on-demand mode). The use of the receive last slot interrupt is described in [Section 10.4.3, "ESAI Interrupt Requests"](#).

10.3.5 ESAI Common Control Register (SAICR)

The read/write Common Control Register (SAICR) contains control bits for functions that affect both the receive and transmit sections of the ESAI See [Figure 10-10](#).




Figure 10-10 SAICR Register

Hardware and software reset clear all the bits in the SAICR register.

10.3.5.1 SAICR Serial Output Flag 0 (OF0) - Bit 0

The Serial Output Flag 0 (OF0) is a data bit used to hold data to be send to the OF0 pin. When the ESAI is in the synchronous clock mode (SYN=1), the SCKR pin is configured as the ESAI flag 0. If the receiver serial clock direction bit (RCKD) is set, the SCKR pin is the output flag OF0, and data present in the OF0 bit is written to the OF0 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.

10.3.5.2 SAICR Serial Output Flag 1 (OF1) - Bit 1

The Serial Output Flag 1 (OF1) is a data bit used to hold data to be send to the OF1 pin. When the ESAI is in the synchronous clock mode (SYN=1), the FSR pin is configured as the ESAI flag 1. If the receiver frame sync direction bit (RFSD) is set and the TEBE bit is cleared, the FSR pin is the output flag OF1, and data present in the OF1 bit is written to the OF1 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.

10.3.5.3 SAICR Serial Output Flag 2 (OF2) - Bit 2

The Serial Output Flag 2 (OF2) is a data bit used to hold data to be send to the OF2 pin. When the ESAI is in the synchronous clock mode (SYN=1), the HCKR pin is configured as the ESAI flag 2. If the receiver high frequency clock direction bit (RHCKD) is set, the HCKR pin is the output flag OF2, and data present in the OF2 bit is written to the OF2 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.

10.3.5.4 SAICR Reserved Bits - Bits 3-5, 9-23

These bits are reserved. They read as zero, and they should be written with zero for future compatibility.

10.3.5.5 SAICR Synchronous Mode Selection (SYN) - Bit 6

The Synchronous Mode Selection (SYN) bit controls whether the receiver and transmitter sections of the ESAI operate synchronously or asynchronously with respect to each other (see [Figure 10-11](#)). When SYN is cleared, the asynchronous mode is chosen and independent clock and frame sync signals are used for the transmit and receive sections. When SYN is set, the synchronous mode is chosen and the transmit and receive sections use common clock and frame sync signals.

When in the synchronous mode (SYN=1), the transmit and receive sections use the transmitter section clock generator as the source of the clock and frame sync for both sections. Also, the receiver clock pins SCKR, FSR and HCKR now operate as I/O flags. See [Table 10-7](#), [Table 10-8](#) and [Table 10-9](#) for the effects of SYN on the receiver clock pins.

10.3.5.6 SAICR Transmit External Buffer Enable (TEBE) - Bit 7

The Transmitter External Buffer Enable (TEBE) bit controls the function of the FSR pin when in the synchronous mode. If the ESAI is configured for operation in the synchronous mode (SYN=1), and TEBE is set while FSR pin is configured as an output (RFSD=1), the FSR pin functions as the transmitter external buffer enable control, to enable the use of an external buffers on the transmitter outputs. If TEBE is cleared then the FSR pin functions as the serial I/O flag 1. See [Table 10-8](#) for a summary of the effects of TEBE on the FSR pin.


10.3.5.7 SAICR Alignment Control (ALC) - Bit 8

The ESAI is designed for 24-bit fractional data, thus shorter data words are left aligned to the MSB (bit 23). Some applications use 16-bit fractional data. In those cases, shorter data words may be left aligned to bit 15. The Alignment Control (ALC) bit supports these applications.


If ALC is set, transmitted and received words are left aligned to bit 15 in the transmit and receive shift registers. If ALC is cleared, transmitted and received word are left aligned to bit 23 in the transmit and receive shift registers.

NOTE

While ALC is set, 20-bit and 24-bit words may not be used, and word length control should specify 8-, 12- or 16-bit words, otherwise results are unpredictable.



NOTE: Transmitter and receiver may have different clocks and frame syncs.



NOTE: Transmitter and receiver have the same clocks and frame syncs.

Figure 10-11 SAICR SYN Bit Operation

10.3.6 ESAI Status Register (SAISR)

The Status Register (SAISR) is a read-only status register used by the DSP to read the status and serial input flags of the ESAI. See [Figure 10-12](#). The status bits are described in the following paragraphs.




Figure 10-12 SAISR Register

10.3.6.1 SAISR Serial Input Flag 0 (IF0) - Bit 0

The IF0 bit is enabled only when the SCKR pin is defined as ESAI in the Port Control Register, SYN=1 and RCKD=0, indicating that SCKR is an input flag and the synchronous mode is selected. Data present on the SCKR pin is latched during reception of the first received data bit after frame sync is detected. The IF0 bit is updated with this data when the receiver shift registers are transferred into the receiver data registers. IF0 reads as a zero when it is not enabled. Hardware, software, ESAI individual, and STOP reset clear IF0.

10.3.6.2 SAISR Serial Input Flag 1 (IF1) - Bit 1

The IF1 bit is enabled only when the FSR pin is defined as ESAI in the Port Control Register, SYN =1, RFSD=0 and TEBE=0, indicating that FSR is an input flag and the synchronous mode is selected. Data present on the FSR pin is latched during reception of the first received data bit after frame sync is detected. The IF1 bit is updated with this data when the receiver shift registers are transferred into the receiver data registers. IF1 reads as a zero when it is not enabled. Hardware, software, ESAI individual, and STOP reset clear IF1.

10.3.6.3 SAISR Serial Input Flag 2 (IF2) - Bit 2

The IF2 bit is enabled only when the HCKR pin is defined as ESAI in the Port Control Register, SYN=1 and RHCKD=0, indicating that HCKR is an input flag and the synchronous mode is selected. Data present on the HCKR pin is latched during reception of the first received data bit after frame sync is detected. The IF2 bit is updated with this data when the receive shift registers are transferred into the receiver data registers. IF2 reads as a zero when it is not enabled. Hardware, software, ESAI individual, and STOP reset clear IF2.

10.3.6.4 SAISR Reserved Bits - Bits 3-5, 11-12, 18-23

These bits are reserved for future use. They read as zero.

10.3.6.5 SAISR Receive Frame Sync Flag (RFS) - Bit 6

When set, RFS indicates that a receive frame sync occurred during reception of the words in the receiver data registers. This indicates that the data words are from the first slot in the frame. When RFS is clear and a word is received, it indicates (only in the network mode) that the frame sync did not occur during

reception of that word. RFS is cleared by hardware, software, ESAI individual, or STOP reset. RFS is valid only if at least one of the receivers is enabled (REx=1).

NOTE

In normal mode, RFS always reads as a one when reading data because there is only one time slot per frame – the “frame sync” time slot.

10.3.6.6 SAISR Receiver Overrun Error Flag (ROE) - Bit 7

The ROE flag is set when the serial receive shift register of an enabled receiver is full and ready to transfer to its receiver data register (RXx) and the register is already full (RDF=1). If REIE is set, an ESAI receive data with exception (overrun error) interrupt request is issued when ROE is set. Hardware, software, ESAI individual, and STOP reset clear ROE. ROE is also cleared by reading the SAISR with ROE set, followed by reading all the enabled receive data registers.

10.3.6.7 SAISR Receive Data Register Full (RDF) - Bit 8

RDF is set when the contents of the receive shift register of an enabled receiver is transferred to the respective receive data register. RDF is cleared when the DSP reads the receive data register of all enabled receivers or cleared by hardware, software, ESAI individual, or STOP reset. If RIE is set, an ESAI receive data interrupt request is issued when RDF is set.

10.3.6.8 SAISR Receive Even-Data Register Full (REDF) - Bit 9

When set, REDF indicates that the received data in the receive data registers of the enabled receivers have arrived during an even time slot when operating in the network mode. Even time slots are all even-numbered slots (0, 2, 4, 6, etc.). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. The zero time slot is considered even. REDF is set when the contents of the receive shift registers are transferred to the receive data registers. REDF is cleared when the DSP reads all the enabled receive data registers or cleared by hardware, software, ESAI individual, or STOP resets. If REDIE is set, an ESAI receive even slot data interrupt request is issued when REDF is set.

10.3.6.9 SAISR Receive Odd-Data Register Full (RODF) - Bit 10

When set, RODF indicates that the received data in the receive data registers of the enabled receivers have arrived during an odd time slot when operating in the network mode. Odd time slots are all odd-numbered slots (1, 3, 5, etc.). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. RODF is set when the contents of the receive shift registers are transferred to the receive data registers. RODF is cleared when the DSP reads all the enabled receive data registers or cleared by hardware, software, ESAI individual, or STOP resets.

10.3.6.10 SAISR Transmit Frame Sync Flag (TFS) - Bit 13

When set, TFS indicates that a transmit frame sync occurred in the current time slot. TFS is set at the start of the first time slot in the frame and cleared during all other time slots. Data written to a transmit data register during the time slot when TFS is set is transmitted (in network mode), if the transmitter is enabled, during the second time slot in the frame. TFS is useful in network mode to identify the start of a frame.

TFS is cleared by hardware, software, ESAI individual, or STOP reset. TFS is valid only if at least one transmitter is enabled (i.e. one or more of TE0, TE1, TE2, TE3, TE4 and TE5 are set).

NOTE

In normal mode, TFS always reads as a one when transmitting data because there is only one time slot per frame – the “frame sync” time slot.

10.3.6.11 SAISR Transmit Underrun Error Flag (TUE) - Bit 14

TUE is set when at least one of the enabled serial transmit shift registers is empty (no new data to be transmitted) and a transmit time slot occurs. When a transmit underrun error occurs, the previous data (which is still present in the TX registers that were not written) is retransmitted. If TEIE is set, an ESAI transmit data with exception (underrun error) interrupt request is issued when TUE is set. Hardware, software, ESAI individual, and STOP reset clear TUE. TUE is also cleared by reading the SAISR with TUE set, followed by writing to all the enabled transmit data registers or to TSR.

10.3.6.12 SAISR Transmit Data Register Empty (TDE) - Bit 15

TDE is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR was written). When set, TDE indicates that data should be written to all the TX registers of the enabled transmitters or to the time slot register (TSR). TDE is cleared when the DSP writes to all the transmit data registers of the enabled transmitters, or when the DSP writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TDE is set. Hardware, software, ESAI individual, and STOP reset clear TDE.

10.3.6.13 SAISR Transmit Even-Data Register Empty (TEDE) - Bit 16


When set, TEDE indicates that the enabled transmitter data registers became empty at the beginning of an even time slot. Even time slots are all even-numbered slots (0, 2, 4, 6, etc.). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. The zero time slot is considered even. This flag is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR was written). When set, TEDE indicates that data should be written to all the TX registers of the enabled transmitters or to the time slot register (TSR). TEDE is cleared when the DSP writes to all the transmit data registers of the enabled transmitters, or when the DSP writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TEDE is set. Hardware, software, ESAI individual, and STOP reset clear TEDE.

10.3.6.14 SAISR Transmit Odd-Data Register Empty (TODE) - Bit 17

When set, TODE indicates that the enabled transmitter data registers became empty at the beginning of an odd time slot. Odd time slots are all odd-numbered slots (1, 3, 5, and so on). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. This flag is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR

was written). When set, TODE indicates that data should be written to all the TX registers of the enabled transmitters or to the time slot register (TSR). TODE is cleared when the DSP writes to all the transmit data registers of the enabled transmitters, or when the DSP writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TODE is set. Hardware, software, ESAI individual, and STOP reset clear TODE.


ESAI Programming Model



(a) Receive Registers

NOTES:

1. Data is received MSB first if RSHFD=0.
2. 24-bit fractional format (ALC=0).
3. 32-bit mode is not shown.




(b) Transmit Registers

NOTES:


1. Data is sent MSB first if TSHFD=0.
2. 24-bit fractional format (ALC=0).
3. 32-bit mode is not shown.
4. Data word is left-aligned (TWA=0,PADC=0).

Figure 10-13 ESAI Data Path Programming Model ([R/T]SHFD=0)



(a) Receive Registers

1. Data is received LSB first if RSHFD=1.
2. 24-bit fractional format (ALC=0).
3. 32-bit mode is not shown.



(b) Transmit Registers

1. Data is sent LSB first if TSHFD=1.
2. 24-bit fractional format (ALC=0).
3. 32-bit mode is not shown.
4. Data word is left aligned (TWA=0,PADC=1).

Figure 10-14 ESAI Data Path Programming Model ([R/T]SHFD=1)

10.3.7 ESAI Receive Shift Registers

The receive shift registers (see [Figure 10-13](#) and [Figure 10-14](#)) receive the incoming data from the serial receive data pins. Data is shifted in by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. Data is assumed to be received MSB first if RSHFD=0 and LSB first if RSHFD=1. Data is transferred to the ESAI receive data registers after 8, 12, 16, 20, 24, or 32 serial clock cycles were counted, depending on the slot length control bits in the RCR register.

10.3.8 ESAI Receive Data Registers (RX3, RX2, RX1, RX0)

RX3, RX2, RX1 and RX0 are 24-bit read-only registers that accept data from the receive shift registers when they become full (see [Figure 10-13](#) and [Figure 10-14](#)). The data occupies the most significant portion of the receive data registers, according to the ALC control bit setting. The unused bits (least significant portion, and 8 most significant bits when ALC=1) read as zeros. The DSP is interrupted whenever RXx becomes full if the associated interrupt is enabled.

10.3.9 ESAI Transmit Shift Registers

The transmit shift registers contain the data being transmitted (see [Figure 10-13](#) and [Figure 10-14](#)). Data is shifted out to the serial transmit data pins by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. The number of bits shifted out before the shift registers are considered empty and may be written to again can be 8, 12, 16, 20, 24 or 32 bits (determined by the slot length control bits in the TCR register). Data is shifted out of these registers MSB first if TSHFD=0 and LSB first if TSHFD=1.

10.3.10 ESAI Transmit Data Registers (TX5, TX4, TX3, TX2, TX1, TX0)

TX5, TX4, TX3, TX2, TX1 and TX0 are 24-bit write-only registers. Data to be transmitted is written into these registers and is automatically transferred to the transmit shift registers (see [Figure 10-13](#) and [Figure 10-14](#)). The data written (8, 12, 16, 20 or 24 bits) should occupy the most significant portion of the TXx according to the ALC control bit setting. The unused bits (least significant portion, and the 8 most significant bits when ALC=1) of the TXx are don't care bits. The DSP is interrupted whenever the TXx becomes empty if the transmit data register empty interrupt has been enabled.

10.3.11 ESAI Time Slot Register (TSR)

The write-only Time Slot Register (TSR) is effectively a null data register that is used when the data is not to be transmitted in the available transmit time slot. The transmit data pins of all the enabled transmitters are in the high-impedance state for the respective time slot where TSR has been written. The Transmitter External Buffer Enable pin (FSR pin when SYN=1, TEBE=1, RFSD=1) disables the external buffers during the slot when the TSR register has been written.

10.3.12 Transmit Slot Mask Registers (TSMA, TSMB)

The Transmit Slot Mask Registers (TSMA and TSMB) are two read/write registers used by the transmitters in network mode to determine for each slot whether to transmit a data word and generate a

transmitter empty condition (TDE=1), or to tri-state the transmitter data pins. TSMA and TSMB should each be considered as containing half a 32-bit register TSM. See Figure 10-15 and Figure 10-16. Bit number N in TSM (TS**) is the enable/disable control bit for transmission in slot number N.




Figure 10-15 TSMA Register




Figure 10-16 TSMB Register

When bit number N in TSM is cleared, all the transmit data pins of the enabled transmitters are tri-stated during transmit time slot number N. The data is still transferred from the transmit data registers to the transmit shift registers but neither the TDE nor the TUE flags are set. This means that during a disabled slot, no transmitter empty interrupt is generated. The DSP is interrupted only for enabled slots. Data that is written to the transmit data registers when servicing this request is transmitted in the next enabled transmit time slot.

When bit number N in TSM register is set, the transmit sequence is as usual: data is transferred from the TX registers to the shift registers, transmitted during slot number N, and the TDE flag is set.

Using the slot mask in TSM does not conflict with using TSR. Even if a slot is enabled in TSM, the user may choose to write to TSR instead of writing to the transmit data registers TXx. This causes all the transmit data pins of the enabled transmitters to be tri-stated during the next slot.

Data written to the TSM affects the next frame transmission. The frame being transmitted is not affected by this data and would comply to the last TSM setting. Data read from TSM returns the last written data.

After hardware or software reset, the TSM register is preset to \$FFFFFFFF, which means that all 32 possible slots are enabled for data transmission.

NOTE

When operating in normal mode, bit 0 of the mask register must be set, otherwise no output is generated.

10.3.13 Receive Slot Mask Registers (RSMA, RSMB)

The Receive Slot Mask Registers (RSMA and RSMB) are two read/write registers used by the receiver in network mode to determine for each slot whether to receive a data word and generate a receiver full condition (RDF=1), or to ignore the received data. RSMA and RSMB should be considered as each containing half of a 32-bit register RSM. See [Figure 10-17](#) and [Figure 10-18](#). Bit number N in RSM (RS**) is an enable/disable control bit for receiving data in slot number N.




Figure 10-17 RSMA Register




Figure 10-18 RSMB Register

When bit number N in the RSM register is cleared, the data from the enabled receivers input pins are shifted into their receive shift registers during slot number N. The data is not transferred from the receive shift registers to the receive data registers, and neither the RDF nor the ROE flags are set. This means that during a disabled slot, no receiver full interrupt is generated. The DSP is interrupted only for enabled slots.

When bit number N in the RSM is set, the receive sequence is as usual: data which is shifted into the enabled receivers shift registers is transferred to the receive data registers and the RDF flag is set.

Data written to the RSM affects the next received frame. The frame being received is not affected by this data and would comply to the last RSM setting. Data read from RSM returns the last written data.

After hardware or software reset, the RSM register is preset to \$FFFFFFFF, which means that all 32 possible slots are enabled for data reception.

NOTE

When operating in normal mode, bit 0 of the mask register must be set to one, otherwise no input is received.

10.4 Operating Modes

ESAI operating mode are selected by the ESAI control registers (TCCR, TCR, RCCR, RCR and SAICR). The main operating mode are described in the following paragraphs.

10.4.1 ESAI After Reset

Hardware or software reset clears the port control register bits and the port direction control register bits, which configure all ESAI I/O pins as disconnected. The ESAI is in the individual reset state while all ESAI pins are programmed as GPIO or disconnected, and is active only if at least one of the ESAI I/O pins is programmed as an ESAI pin.

10.4.2 ESAI Initialization

The correct way to initialize the ESAI is as follows:

1. Hardware, software, ESAI individual, or STOP reset.
2. Program ESAI control and time slot registers.
3. Write data to all the enabled transmitters.
4. Configure at least one pin as ESAI pin.

During program execution, all ESAI pins may be defined as GPIO or disconnected, causing the ESAI to stop serial activity and enter the individual reset state. All status bits of the interface are set to their reset state; however, the control bits are not affected. This procedure allows the DSP programmer to reset the ESAI separately from the other internal peripherals. During individual reset, internal DMA accesses to the data registers of the ESAI are not valid and data read is undefined.

The DSP programmer must use an individual ESAI reset when changing the ESAI control registers (except for TEIE, REIE, TLIE, RLIE, TIE, RIE, TE0-TE5, RE0-RE3) to ensure proper operation of the interface.

NOTE

If the ESAI receiver section is already operating with some of the receivers, enabling additional receivers on the fly (i.e. without first putting the ESAI receiver in the personal reset state) by setting their REx control bits will result in erroneous data being received as the first data word for the newly enabled receivers.

10.4.3 ESAI Interrupt Requests

The ESAI can generate eight different interrupt requests (ordered from the highest to the lowest priority):

1. ESAI Receive Data with Exception Status.
Occurs when the receive exception interrupt is enabled (REIE=1 in the RCR register), at least one of the enabled receive data registers is full (RDF=1), and a receiver overrun error has occurred (ROE=1 in the SAISR register). ROE is cleared by first reading the SAISR and then reading all the enabled receive data registers.

2. ESAI Receive Even Data
Occurs when the receive even slot data interrupt is enabled (REDIE=1), at least one of the enabled receive data registers is full (RDF=1), the data is from an even slot (REDF=1), and no exception has occurred (ROE=0 or REIE=0).
Reading all enabled receiver data registers clears RDF and REDF.
3. ESAI Receive Data
Occurs when the receive interrupt is enabled (RIE=1), at least one of the enabled receive data registers is full (RDF=1), no exception has occurred (ROE=0 or REIE=0), and no even slot interrupt has occurred (REDF=0 or REDIE=0).
Reading all enabled receiver data registers clears RDF.
4. ESAI Receive Last Slot Interrupt
Occurs, if enabled (RLIE=1), after the last slot of the frame ended (in network mode only) regardless of the receive mask register setting. The receive last slot interrupt may be used for resetting the receive mask slot register, reconfiguring the DMA channels and reassigning data memory pointers. Using the receive last slot interrupt guarantees that the previous frame was serviced with the previous setting and the new frame is serviced with the new setting without synchronization problems. Note that the maximum receive last slot interrupt service time should not exceed N-1 ESAI bits service time (where N is the number of bits in a slot).
5. ESAI Transmit Data with Exception Status
Occurs when the transmit exception interrupt is enabled (TEIE=1), at least one transmit data register of the enabled transmitters is empty (TDE=1), and a transmitter underrun error has occurred (TUE=1). TUE is cleared by first reading the SAISR and then writing to all the enabled transmit data registers, or to the TSR register.
6. ESAI Transmit Last Slot Interrupt
Occurs, if enabled (TLIE=1), at the start of the last slot of the frame in network mode regardless of the transmit mask register setting. The transmit last slot interrupt may be used for resetting the transmit mask slot register, reconfiguring the DMA channels and reassigning data memory pointers. Using the transmit last slot interrupt guarantees that the previous frame was serviced with the previous setting and the new frame is serviced with the new setting without synchronization problems. Note that the maximum transmit last slot interrupt service time should not exceed N-1 ESAI bits service time (where N is the number of bits in a slot).
7. ESAI Transmit Even Data
Occurs when the transmit even slot data interrupt is enabled (TEDIE=1), at least one of the enabled transmit data registers is empty (TDE=1), the slot is an even slot (TEDE=1), and no exception has occurred (TUE=0 or TEIE=0).
Writing to all the TX registers of the enabled transmitters or to TSR clears this interrupt request.
8. ESAI Transmit Data
Occurs when the transmit interrupt is enabled (TIE=1), at least one of the enabled transmit data registers is empty (TDE=1), no exception has occurred (TUE=0 or TEIE=0), and no even slot interrupt has occurred (TEDE=0 or TEDIE=0).
Writing to all the TX registers of the enabled transmitters, or to the TSR clears this interrupt request.

10.4.4 Operating Modes – Normal, Network, and On-Demand

The ESAI has three basic operating modes and many data/operation formats.

10.4.4.1 Normal/Network/On-Demand Mode Selection

Selecting between the normal mode and network mode is accomplished by clearing or setting the TMOD0-TMOD1 bits in the TCR register for the transmitter section, and in the RMOD0-RMOD1 bits in the RCR register for the receiver section.

For normal mode, the ESAI functions with one data word of I/O per frame (per enabled transmitter or receiver). The normal mode is typically used to transfer data to/from a single device.

For the network mode, 2 to 32 time slots per frame may be selected. During each frame, 0 to 32 data words of I/O may be received/transmitted. In either case, the transfers are periodic. The frame sync signal indicates the first time slot in the frame. Network mode is typically used in time division multiplexed (TDM) networks of codecs, DSPs with multiple words per frame, or multi-channel devices.

Selecting the network mode and setting the frame rate divider to zero (DC=00000) selects the on-demand mode. This special case does not generate a periodic frame sync. A frame sync pulse is generated only when data is available to transmit. The on-demand mode requires that the transmit frame sync be internal (output) and the receive frame sync be external (input). Therefore, for simplex operation, the synchronous mode could be used; however, for full-duplex operation, the asynchronous mode must be used. Data transmission that is data driven is enabled by writing data into each TX. Although the ESAI is double buffered, only one word can be written to each TX, even if the transmit shift register is empty. The receive and transmit interrupts function as usual using TDE and RDF; however, transmit underruns are impossible for on-demand transmission and are disabled.

10.4.4.2 Synchronous/Asynchronous Operating Modes

The transmit and receive sections of the ESAI may be synchronous or asynchronous – i.e., the transmitter and receiver sections may use common clock and synchronization signals (synchronous operating mode), or they may have their own separate clock and sync signals (asynchronous operating mode). The SYN bit in the SAICR register selects synchronous or asynchronous operation. Since the ESAI is designed to operate either synchronously or asynchronously, separate receive and transmit interrupts are provided.

When SYN is cleared, the ESAI transmitter and receiver clocks and frame sync sources are independent. If SYN is set, the ESAI transmitter and receiver clocks and frame sync come from the transmitter section (either external or internal sources).

Data clock and frame sync signals can be generated internally by the DSP or may be obtained from external sources. If internally generated, the ESAI clock generator is used to derive high frequency clock, bit clock and frame sync signals from the DSP internal system clock.

10.4.4.3 Frame Sync Selection

The frame sync can be either a bit-long or word-long signal. The transmitter frame format is defined by the TFSL bit in the TCR register. The receiver frame format is defined by the RFSL bit in the RCR register.

1. In the word-long frame sync format, the frame sync signal is asserted during the entire word data transfer period. This frame sync length is compatible with Freescale codecs, SPI serial peripherals, serial A/D and D/A converters, shift registers, and telecommunication PCM serial I/O.
2. In the bit-long frame sync format, the frame sync signal is asserted for one bit clock immediately before the data transfer period. This frame sync length is compatible with Intel and National components, codecs, and telecommunication PCM serial I/O.

The relative timing of the word length frame sync as referred to the data word is specified by the TFSR bit in the TCR register for the transmitter section, and by the RFSR bit in the RCR register for the receive section. The word length frame sync may be generated (or expected) with the first bit of the data word, or with the last bit of the previous word. TFSR and RFSR are ignored when a bit length frame sync is selected.

Polarity of the frame sync signal may be defined as positive (asserted high) or negative (asserted low). The TFSP bit in the TCCR register specifies the polarity of the frame sync for the transmitter section. The RFSP bit in the RCCR register specifies the polarity of the frame sync for the receiver section.

The ESAI receiver looks for a receive frame sync leading edge (trailing edge if RFSP is set) only when the previous frame is completed. If the frame sync goes high before the frame is completed (or before the last bit of the frame is received in the case of a bit frame sync or a word length frame sync with RFSR set), the current frame sync is not recognized, and the receiver is internally disabled until the next frame sync. Frames do not have to be adjacent – i.e., a new frame sync does not have to immediately follow the previous frame. Gaps of arbitrary periods can occur between frames. Enabled transmitters are tri-stated during these gaps.

When operating in the synchronous mode (SYN=1), all clocks including the frame sync are generated by the transmitter section.

10.4.4.4 Shift Direction Selection

Some data formats, such as those used by codecs, specify MSB first while other data formats, such as the AES-EBU digital audio interface, specify LSB first. The MSB/LSB first selection is made by programming RSHFD bit in the RCR register for the receiver section, and by programming the TSHFD bit in the TCR register for the transmitter section.

10.4.5 Serial I/O Flags

Three ESAI pins (FSR, SCKR and HCKR) are available as serial I/O flags when the ESAI is operating in the synchronous mode (SYN=1). Their operation is controlled by RCKD, RFSD, TEBE bits in the RCR, RCCR and SAICR registers. The output data bits (OF2, OF1 and OF0) and the input data bits (IF2, IF1 and IF0) are double buffered to/from the HCKR, FSR and SCKR pins. Double buffering the flags keeps them in sync with the TX and RX data lines.

Each flag can be separately programmed. Flag 0 (SCKR pin) direction is selected by RCKD, RCKD=1 for output and RCKD=0 for input. Flag 1 (FSR pin) is enabled when the pin is not configured as external transmitter buffer enable (TEBE=0) and its direction is selected by RFSD, RFSD=1 for output and RFSD=0 for input. Flag 2 (HCKR pin) direction is selected by RHCKD, RHCKD=1 for output and RHCKD=0 for input.

When programmed as input flags, the SCKR, FSR and HCKR logic values, respectively, are latched at the same time as the first bit of the receive data word is sampled. Because the input was latched, the signal on the input flag pin (SCKR, FSR or HCKR) can change without affecting the input flag until the first bit of the next receive data word. When the received data words are transferred to the receive data registers, the input flag latched values are then transferred to the IF0, IF1 and IF2 bits in the SAISR register, where they may be read by software.

When programmed as output flags, the SCKR, FSR and HCKR logic values are driven by the contents of the OF0, OF1 and OF2 bits in the SAICR register respectively, and are driven when the transmit data registers are transferred to the transmit shift registers. The value on SCKR, FSR and HCKR is stable from the time the first bit of the transmit data word is transmitted until the first bit of the next transmit data word is transmitted. Software may change the OF0-OF2 values thus controlling the SCKR, FSR and HCKR pin values for each transmitted word. The normal sequence for setting output flags when transmitting data is as follows: wait for TDE (transmitter empty) to be set, first write the flags, and then write the transmit data to the transmit registers. OF0, OF1 and OF2 are double buffered so that the flag states appear on the pins when the transmit data is transferred to the transmit shift register (i.e., the flags are synchronous with the data).

10.5 GPIO - Pins and Registers

The GPIO functionality of the ESAI port is controlled by three registers: Port C control register (PCRC), Port C direction register (PRRC) and Port C data register (PDRC).

10.5.1 Port C Control Register (PCRC)

The read/write 24-bit Port C Control Register (PCRC) in conjunction with the Port C Direction Register (PRRC) controls the functionality of the ESAI GPIO pins. Each of the PC(11:0) bits controls the functionality of the corresponding port pin. See [Table 10-12](#) for the port pin configurations. Hardware and software reset clear all PCRC bits.

10.5.2 Port C Direction Register (PRRC)

The read/write 24-bit Port C Direction Register (PRRC) in conjunction with the Port C Control Register (PCRC) controls the functionality of the ESAI GPIO pins. [Table 10-12](#) describes the port pin configurations. Hardware and software reset clear all PRRC bits.

Table 10-12 PCRC and PRRC Bits Functionality

PDC[i]	PC[i]	Port Pin[i] Function
0	0	disconnected
0	1	GPIO input
1	0	GPIO output
1	1	ESAI




Figure 10-19 PCRC Register




Figure 10-20 PRRC Register

10.5.3 Port C Data register (PDRC)

The read/write 24-bit Port C Data Register (see [Figure 10-21](#)) is used to read or write data to/from ESAI GPIO pins. Bits PD(11:0) are used to read or write data from/to the corresponding port pins if they are configured as GPIO. If a port pin [i] is configured as a GPIO input, then the corresponding PD[i] bit reflects the value present on this pin. If a port pin [i] is configured as a GPIO output, then the value written into the corresponding PD[i] bit is reflected on this pin. If a port pin [i] is configured as disconnected, the corresponding PD[i] bit is not reset and contains undefined data.




Figure 10-21 PDRC Register

10.6 ESAI Initialization Examples

10.6.1 Initializing the ESAI Using Individual Reset

- The ESAI should be in its individual reset state (PCRC = \$000 and PRRC = \$000). In the individual reset state, both the transmitter and receiver sections of the ESAI are simultaneously reset. The TPR bit in the TCR register may be used to reset just the transmitter section. The RPR bit in the RCR register may be used to reset just the receiver section.
- Configure the control registers (TCCR, TCR, RCCR, RCR) according to the operating mode, but do not enable transmitters (TE5–TE0 = \$0) or receivers (RE3–RE0 = \$0). It is possible to set the interrupt enable bits which are in use during the operation (no interrupt occurs).
- Enable the ESAI by setting the PCRC register and PRRC register bits according to pins which are in use during operation.
- Write the first data to be transmitted to the transmitters which are in use during operation. This step is needed even if DMA is used to service the transmitters.
- Enable the transmitters and receivers.
- From now on ESAI can be serviced either by polling, interrupts, or DMA.

Operation proceeds as follows:

- For internally generated clock and frame sync, these signals are active immediately after ESAI is enabled (step 3 above).
- Data is received only when one of the receive enable (REx) bits is set and after the occurrence of frame sync signal (either internally or externally generated).
- Data is transmitted only when the transmitter enable (TE_x) bit is set and after the occurrence of frame sync signal (either internally or externally generated). The transmitter outputs remain tri-stated after TE_x bit is set until the frame sync occurs.

10.6.2 Initializing Just the ESAI Transmitter Section

- It is assumed that the ESAI is operational; that is, at least one pin is defined as an ESAI pin.
- The transmitter section should be in its personal reset state (TPR = 1).
- Configure the control registers TCCR and TCR according to the operating mode, making sure to clear the transmitter enable bits (TE0 - TE5). TPR must remain set.

ESAI Initialization Examples

- Take the transmitter section out of the personal reset state by clearing TPR.
- Write first data to the transmitters which will be used during operation. This step is needed even if DMA is used to service the transmitters.
- Enable the transmitters by setting their TE bits.
- Data is transmitted only when the transmitter enable (TE_x) bit is set and after the occurrence of frame sync signal (either internally or externally generated). The transmitter outputs remain tri-stated after TE_x bit is set until the frame sync occurs.
- From now on the transmitters are operating and can be serviced either by polling, interrupts, or DMA.

10.6.3 Initializing Just the ESAI Receiver Section

- It is assumed that the ESAI is operational; that is, at least one pin is defined as an ESAI pin.
- The receiver section should be in its personal reset state (RPR = 1).
- Configure the control registers RCCR and RCR according to the operating mode, making sure to clear the receiver enable bits (RE0 - RE3). RPR must remain set.
- Take the receiver section out of the personal reset state by clearing RPR.
- Enable the receivers by setting their RE bits.
- From now on the receivers are operating and can be serviced either by polling, interrupts, or DMA.

11 Enhanced Serial Audio Interface 1 (ESAI_1)

11.1 Introduction

The Enhanced Serial Audio Interface I (ESAI_1) is the second ESAI peripheral in the DSP56367. It is functionally identical to the ESAI peripheral described in [Section 10, "Enhanced Serial Audio Interface \(ESAI\)"](#) except for minor differences described in this section. Refer to the ESAI section for functional information about the ESAI_1, in addition to using the information in this section.

The ESAI_1 block diagram is shown in [Figure 11-1](#). The ESAI_1 shares 4 pins with the ESAI. The ESAI_1 does not have the two high frequency clock pins but otherwise it is identical to the ESAI.




Figure 11-1 ESAI_1 Block Diagram

11.2 ESAI_1 Data and Control Pins

The ESAI_1 has 6 dedicated pins and shares 4 pins with the ESAI. The pins are described in the following sections.

11.2.1 Serial Transmit 0 Data Pin (SDO0_1)

SDO0_1 transmits data from the TX0_1 serial transmit shift register. It is shared with the ESAI SDO0 signal. The pin may be used as SDO0_1 if it is not defined as ESAI SDO0. The pin may be used as GPIO PE11 if not used by the ESAI or ESAI_1. The ESAI_1 Multiplex Control Register (EMUXR) defines if the pin belongs to the ESAI or to the ESAI_1.

11.2.2 Serial Transmit 1 Data Pin (SDO1_1)

SDO1_1 transmits data from the TX1_1 serial transmit shift register. It is shared with the ESAI SDO1 signal. The pin may be used as SDO1_1 if it is not defined as ESAI SDO1. The pin may be used as GPIO PE10 if not used by the ESAI or ESAI_1. The ESAI_1 Multiplex Control Register (EMUXR) defines if the pin belongs to the ESAI or to the ESAI_1.

11.2.3 Serial Transmit 2/Receive 3 Data Pin (SDO2_1/SDI3_1)

SDO2_1/SDI3_1 transmits data from the TX2_1 serial transmit shift register when programmed as a transmitter pin, or receives serial data to the RX3_1 serial receive shift register when programmed as a receiver pin. It is shared with the ESAI SDO2/SDI3 signal. The pin may be used as SDO2_1/SDI3_1 if it is not defined as ESAI SDO2/SDI3. The pin may be used as GPIO PE9 if not used by the ESAI or ESAI_1. The ESAI_1 Multiplex Control Register (EMUXR) defines if the pin belongs to the ESAI or to the ESAI_1.

11.2.4 Serial Transmit 3/Receive 2 Data Pin (SDO3_1/SDI2_1)

SDO3_1/SDI2_1 transmits data from the TX3_1 serial transmit shift register when programmed as a transmitter pin, or receives serial data to the RX2_1 serial receive shift register when programmed as a receiver pin. It is shared with the ESAI SDO3/SDI2 signal. The pin may be used as SDO3_1/SDI2_1 if it is not defined as ESAI SDO3/SDI2. The pin may be used as GPIO PE8 if not used by the ESAI or ESAI_1. The ESAI_1 Multiplex Control Register (EMUXR) defines if the pin belongs to the ESAI or to the ESAI_1.

11.2.5 Serial Transmit 4/Receive 1 Data Pin (SDO4_1/SDI1_1)

SDO4_1/SDI1_1 transmits data from the TX4_1 serial transmit shift register when programmed as a transmitter pin, or receives serial data to the RX1_1 serial receive shift register when programmed as a receiver pin. SDO4_1/SDI1_1 may be programmed as a general-purpose pin (PE7) when the ESAI_1 SDO4_1 and SDI1_1 functions are not being used.

11.2.6 Serial Transmit 5/Receive 0 Data Pin (SDO5_1/SDIO_1)

SDO5_1/SDIO_1 transmits data from the TX5_1 serial transmit shift register when programmed as transmitter pin, or receives serial data to the RX0_1 serial shift register when programmed as a receiver pin. SDO5_1/SDIO_1 may be programmed as a general-purpose pin (PE6) when the ESAI_1 SDO5_1 and SDIO_1 functions are not being used.

11.2.7 Receiver Serial Clock (SCKR_1)

SCKR_1 is a bidirectional pin that provides the receivers serial bit clock for the ESAI_1 interface. SCKR_1 may be programmed as a general-purpose I/O pin (PE0) when the ESAI_1 SCKR_1 function is not being used.

11.2.8 Transmitter Serial Clock (SCKT_1)

SCKT_1 is a bidirectional pin that provides the transmitters serial bit clock for the ESAI_1 interface. SCKT_1 may be programmed as a general-purpose I/O pin (PE3) when the ESAI_1 SCKT_1 function is not being used.

11.2.9 Frame Sync for Receiver (FSR_1)

The FSR_1 pin is a bidirectional pin that provides the receivers frame sync signal for the ESAI_1 interface. FSR_1 may be programmed as a general-purpose I/O pin (PE1) when the ESAI_1 FSR_1 function is not being used.

11.2.10 Frame Sync for Transmitter (FST_1)

The FST_1 pin is a bidirectional pin that provides the transmitters frame sync signal for the ESAI_1 interface. FST_1 may be programmed as a general-purpose I/O pin (PE4) when the ESAI_1 FST_1 function is not being used.

11.3 ESAI_1 Programming Model

The ESAI_1 has the following registers:

- One multiplex control register
- Five control registers
- One status register
- Six transmit data registers
- Four receive data registers
- Two transmit slot mask registers
- Two receive slot mask registers
- One special-purpose time slot register

The ESAI_1 also contains the GPIO Port E functionality, described in [Section 11.5, "GPIO - Pins and Registers"](#). The following paragraphs give detailed descriptions of bits in the ESAI_1 registers that differ in functionality from their descriptions in the ESAI Programming Model.

11.3.1 ESAI_1 Multiplex Control Register (EMUXR)

The read/write ESAI_1 Multiplex Control Register (EMUXR) controls which peripheral (ESAI or ESAI_1) is using the shared pins.




Figure 11-2 EMUXR Register

Hardware and software reset clear all the bits of the EMUXR register. The selection of ESAI/ESAI_1 pins is shown in [Table 11-1](#).

Table 11-1 EMUXR ESAI/ESAI_1 Pin Selection

EMUXR bit		ESAI pin	ESAI_1 pin
EMUX0	0	SDO0 [PC11]	<i>Disconnected</i>
EMUX0	1	<i>Disconnected</i>	SDO0_1 [PE11]
EMUX1	0	SDO1[PC10]	<i>Disconnected</i>
EMUX1	1	<i>Disconnected</i>	SDO1_1 [PE10]
EMUX2	0	SDO2/SDI3 [PC9]	<i>Disconnected</i>
EMUX2	1	<i>Disconnected</i>	SDO2_1/SDI3_1 [PE9]
EMUX3	0	SDO3/SDI2 [PC8]	<i>Disconnected</i>
EMUX3	1	<i>Disconnected</i>	SDO3_1/SDI2_1 [PE8]

11.3.2 ESAI_1 Transmitter Clock Control Register (TCCR_1)

The read/write Transmitter Clock Control Register (TCCR_1) controls the ESAI_1 transmitter clock generator bit and frame sync rates, the bit rate and high frequency clock sources and the directions of the FST_1 and SCKT_1 signals. In synchronous mode, the bit clock defined for the transmitter determines the receiver bit clock as well. TCCR_1 also controls the number of words per frame for the serial data.

Hardware and software reset clear all the bits of the TCCR_1 register.

ESAI_1 Programming Model

	11	10	9	8	7	6	5	4	3	2	1	0
Y:\$FFFF96	TDC2	TDC1	TDC0	TPSR	TPM7	TPM6	TPM5	TPM4	TPM3	TPM2	TPM1	TPM0
	23	22	21	20	19	18	17	16	15	14	13	12
	THCKD	TFSD	TCKD	THCKP	TFSP	TCKP	TFP3	TFP2	TFP1	TFP0	TDC4	TDC3

Figure 11-3 TCCR_1 Register

11.3.2.1 TCCR_1 Tx High Freq. Clock Divider (TFP3-TFP0) - Bits 14–17

Since the ESAI_1 does not have the transmitter high frequency clock pin, the TFP3–TFP0 bits simply specify an additional division ratio in the clock divider chain. See [Figure 11-4](#).

11.3.2.2 TCCR_1 Tx High Freq. Clock Polarity (THCKP) - Bit 20


The ESAI_1 does not have the transmitter high frequency clock pin. It is recommended that THCKP should be kept cleared.

11.3.2.3 TCCR_1 Tx High Freq. Clock Direction (THCKD) - Bit 23

The ESAI_1 does not have the transmitter high frequency clock pin. THCKD must be set for proper ESAI_1 transmitter section operation.

Table 11-2 Transmitter Clock Sources

THCKD	TFSD	TCKD	Transmitter Bit Clock Source	OUTPUTS	
0	X	X	Reserved		
1	0	0	SCKT_1		
1	0	1	INT		SCKT_1
1	1	0	SCKT_1	FST_1	
1	1	1	INT	FST_1	SCKT_1



Notes:
 1. F_{osc} is the DSP56300 Core internal clock frequency.

Figure 11-4 ESAI_1 Clock Generator Functional Block Diagram

ESAI_1 Programming Model




Figure 11-5 ESAI_1 Frame Sync Generator Functional Block Diagram

11.3.3 ESAI_1 Transmit Control Register (TCR_1)

The read/write Transmit Control Register (TCR_1) controls the ESAI_1 transmitter section. Interrupt enable bits for the transmitter section are provided in this control register. Operating modes are also selected in this register.

	11	10	9	8	7	6	5	4	3	2	1	0
Y:\$FFFF95	TSWS1	TSWS0	TMOD1	TMOD0	TWA	TSHFD	TE5	TE4	TE3	TE2	TE1	TE0
	23	22	21	20	19	18	17	16	15	14	13	12
	TLIE	TIE	TEDIE	TEIE	TPR		PADC	TFSR	TFSL	TSWS4	TSWS3	TSWS2

 Reserved bit - read as zero; should be written with zero for future compatibility.

Figure 11-6 TCR_1 Register

Hardware and software reset clear all the bits in the TCR_1 register.

11.3.4 ESAI_1 Receive Clock Control Register (RCCR_1)

The read/write Receive Clock Control Register (RCCR_1) controls the ESAI_1 receiver clock generator bit and frame sync rates, word length, and number of words per frame for the serial data.




Figure 11-7 RCCR_1 Register

Hardware and software reset clear all the bits of the RCCR_1 register.

11.3.4.1 RCCR_1 Rx High Freq. Clock Divider (RFP3-RFP0) - Bits 14–17

Since the ESAI_1 does not have the receiver high frequency clock pin, the RFP3–RFP0 bits simply specify an additional division ratio in the clock divider chain. See [Figure 11-4](#).

11.3.4.2 RCCR_1 Rx High Freq. Clock Polarity (RHCKP) - Bit 20

The ESAI_1 does not have the receiver high frequency clock pin. It is recommended that RHCKP should be kept cleared.

11.3.4.3 RCCR_1 Rx High Freq. Clock Direction (RHCKD) - Bit 23

The ESAI_1 does not have the receiver high frequency clock pin. RHCKD must be set for proper ESAI_1 receiver section operation.

Table 11-3 Receiver Clock Sources (asynchronous mode only)

RHCKD	RFSD	RCKD	Receiver Bit Clock Source	OUTPUTS	
0	X	X		Reserved	
1	0	0	SCKR_1		
1	0	1	INT		SCKR_1
1	1	0	SCKR_1	FSR_1	
1	1	1	INT	FSR_1	SCKR_1

11.3.5 ESAI_1 Receive Control Register (RCR_1)

The read/write Receive Control Register (RCR_1) controls the ESAI_1 receiver section.

ESAI_1 Programming Model




Figure 11-8 RCR_1 Register

Hardware and software reset clear all the bits in the RCR_1 register.

11.3.6 ESAI_1 Common Control Register (SAICR_1)

The read/write Common Control Register (SAICR_1) contains control bits for functions that use both the receive and transmit sections of the ESAI_1.




Figure 11-9 SAICR_1 Register

Hardware and software reset clear all the bits in the SAICR_1 register.

11.3.7 ESAI_1 Status Register (SAISR_1)

The Status Register (SAISR_1) is a read-only status register used by the DSP to read the status and serial input flags of the ESAI_1.




Figure 11-10 SAISR_1 Register

11.3.8 ESAI_1 Receive Shift Registers

The receive shift registers receive the incoming data from the serial receive data pins. Data is shifted in by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. Data is assumed to be received MSB first if RSHFD=0 and LSB first if RSHFD=1. Data is transferred to the ESAI_1 receive data registers after 8, 12, 16, 20, 24, or 32 serial clock cycles were counted, depending on the slot length control bits in the RCR_1 register.

11.3.9 ESAI_1 Receive Data Registers

The Receive Data Registers RX3_1, RX2_1, RX1_1, and RX0_1 are 24-bit read-only registers that accept data from the receive shift registers when they become full. The data occupies the most significant portion of the receive data registers, according to the ALC control bit setting. The unused bits (least significant portion, and 8 most significant bits when ALC=1) read as zeros. The DSP is interrupted whenever RXx_1 becomes full if the associated interrupt is enabled.

11.3.10 ESAI_1 Transmit Shift Registers

The Transmit Shift Registers contain the data being transmitted. Data is shifted out to the serial transmit data pins by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. The number of bits shifted out before the shift registers are considered empty and may be written to again can be 8, 12, 16, 20, 24 or 32 bits (determined by the slot length control bits in the TCR_1 register). Data is shifted out of these registers MSB first if TSHFD=0 and LSB first if TSHFD=1.

11.3.11 ESAI_1 Transmit Data Registers

The Transmit Data registers TX5_1, TX4_1, TX3_1, TX2_1, TX1_1, and TX0_1 are 24-bit write-only registers. Data to be transmitted is written into these registers and is automatically transferred to the transmit shift registers. The data written (8, 12, 16, 20 or 24 bits) should occupy the most significant portion of the TXx_1 according to the ALC control bit setting. The unused bits (least significant portion, and the 8 most significant bits when ALC=1) of the TXx_1 are don't care bits. The DSP is interrupted whenever the TXx_1 becomes empty if the transmit data register empty interrupt has been enabled.

11.3.12 ESAI_1 Time Slot Register (TSR_1)

The write-only Time Slot Register (TSR_1) is effectively a null data register that is used when the data is not to be transmitted in the available transmit time slot. The transmit data pins of all the enabled transmitters are in the high-impedance state for the respective time slot where TSR_1 has been written. The Transmitter External Buffer Enable pin (FSR_1 pin when SYN=1, TEBE=1, RFSD=1) disables the external buffers during the slot when the TSR_1 register has been written.

11.3.13 Transmit Slot Mask Registers (TSMA_1, TSMB_1)

The Transmit Slot Mask Registers (TSMA_1 and TSMB_1) are two read/write registers used by the transmitters in network mode to determine for each slot whether to transmit a data word and generate a transmitter empty condition (TDE=1), or to tri-state the transmitter data pins. TSMA_1 and TSMB_1

should each be considered as containing half a 32-bit register TSM_1. See [Figure 11-11](#) and [Figure 11-12](#). Bit number N in TSM_1 (TS**) is the enable/disable control bit for transmission in slot number N.




Figure 11-11 TSMA_1 Register




Figure 11-12 TSMB_1 Register

11.3.14 Receive Slot Mask Registers (RSMA_1, RSMB_1)

The Receive Slot Mask Registers (RSMA_1 and RSMB_1) are two read/write registers used by the receiver in network mode to determine for each slot whether to receive a data word and generate a receiver full condition (RDF=1), or to ignore the received data. RSMA_1 and RSMB_1 should be considered as each containing half of a 32-bit register RSM_1. See [Table 11-13](#) and [Table 11-14](#). Bit number N in RSM_1 (RS**) is an enable/disable control bit for receiving data in slot number N.




Figure 11-13 RSMA_1 Register




Figure 11-14 RSMB_1 Register

11.4 Operating Modes

11.4.1 ESAI_1 After Reset

Hardware or software reset clears the EMUXR register, the port E control register bits and the port E direction control register bits, which configure all 6 ESAI_1 dedicated I/O pins as disconnected, and all 4 shared pins as belonging to the ESAI. The ESAI_1 is in the individual reset state while all ESAI_1 signals are programmed as general-purpose I/O or disconnected, and is active only if at least one of the ESAI_1 I/O pins is programmed as belonging to the ESAI_1.

11.5 GPIO - Pins and Registers

The GPIO functionality of the ESAI_1 port is controlled by three registers: Port E Control register (PCRE), Port E Direction register (PRRE) and Port E Data register (PDRE).

11.5.1 Port E Control Register (PCRE)

The read/write 24-bit Port E Control Register (PCRE) in conjunction with the Port E Direction Register (PRRE) controls the functionality of the ESAI_1 GPIO pins. Each of the PE(11:0) bits controls the functionality of the corresponding port pin. See [Table 11-4](#) for the port pin configurations. Hardware and software reset clear all PCRE bits.

11.5.2 Port E Direction Register (PRRE)

The read/write 24-bit Port E Direction Register (PRRE) in conjunction with the Port E Control Register (PCRE) controls the functionality of the ESAI_1 GPIO pins. [Table 11-4](#) describes the port pin configurations. Hardware and software reset clear all PRRE bits.

Table 11-4 PCRE and PRRE Bits Functionality

PDE[i]	PE[i]	Port Pin[i] Function
0	0	disconnected
0	1	GPIO input
1	0	GPIO output
1	1	ESAI_1




Figure 11-15 PCRE Register




Figure 11-16 PRRE Register

11.5.3 Port E Data register (PDRE)

The read/write 24-bit Port E Data Register (see [Figure 11-17](#)) is used to read or write data to/from ESAI_1 GPIO pins. Bits PD(11:0) are used to read or write data from/to the corresponding port pins if they are configured as GPIO. If a port pin [i] is configured as a GPIO input, then the corresponding PD[i] bit will reflect the value present on this pin. If a port pin [i] is configured as a GPIO output, then the value written into the corresponding PD[i] bit will be reflected on this pin. If a port pin [i] is configured as disconnected, the corresponding PD[i] bit is not reset and contains undefined data.




Figure 11-17 PDRE Register

NOTES

12 Digital Audio Transmitter

12.1 Introduction

The Digital Audio Transmitter (DAX) is a serial audio interface module that outputs digital audio data in the AES/EBU, CP-340 and IEC958 formats. Some of the key features of the DAX are listed below.

- **Operates on a frame basis**—The DAX can handle one frame (consisting of two subframes) of audio and non-audio data at a time.
- **Double-buffered audio and non-audio data**—The DAX data path is double-buffered so the next frame data can be stored in the DAX without affecting the frame currently being transmitted.
- **Direct Memory Access**—Audio data and non-audio data can be written to the DAX using DMA.
- **Programmable clock source**—Users can select the DAX clock source, and this selection configures the DAX to operate in slave or master mode.
- **Supports both master mode and slave mode in a digital audio network**—If the user selects a divided DSP core clock, the DAX will operate in the master mode. If the user selects an external clock source, the DAX will operate in the slave mode.
- **GPIO**—Each of the two DAX pins can be configured as either GPIO or as specific DAX pin. Each pin is independent of the other. However, at least one of the two pins must be selected as a DAX pin to release the DAX from reset.

The accessible DAX registers are all mapped in the X I/O memory space. This allows programmers to access the DAX using standard instructions and addressing modes. Interrupts generated by the DAX can be handled with a fast interrupt for cases in which the non-audio data does not change from frame to frame. When the DAX interrupts are disabled, they can still be served by DMA or by a “polling” technique. A block diagram of the DAX is shown in [Figure 12-1](#).

NOTE

The shaded registers in [Figure 12-1](#) are directly accessible by DSP instructions.




Figure 12-1 Digital Audio Transmitter (DAX) Block Diagram

12.2 DAX Signals

The DAX has two signal lines:

- **DAX Digital Audio Output (ADO/PD1)**—The ADO pin sends audio and non-audio data in the AES/EBU, CP340, and IEC958 formats in a biphase mark format. The ADO pin may also be used as a GPIO pin PD1 if the DAX is not operational.
- **DAX Clock Input (ACI/PD0)**—When the DAX clock is configured to be supplied externally, the external clock is applied to the ACI pin. The frequency of the external clock must be 256 times, 384 times, or 512 times the audio sampling frequency ($256 \times F_s$, $384 \times F_s$, or $512 \times F_s$). The ACI pin may also be used as a GPIO pin PD0 when the DAX is disabled or when operating from the internal DSP clock.

12.3 DAX Functional Overview

The DAX consists of the following:

- Audio data register (XADR)
- Two audio data buffers (XADBUFA and XADBUFB)
- Non-audio data register (XNADR)
- Non-audio data buffer (XNADBUF)
- Audio and non-audio data shift register (XADSR)
- Control register (XCTR)
- Status register (XSTR)

- Parity generator (PRTYG)
- Preamble generator
- Biphase encoder
- Clock multiplexer
- Control state machine

XADR, XADBUFA, XADBUFB and XADSR creates a FIFO-like data path. Channel A is written to XADR and moves to XADBUFA. Then channel B is written to XADR, and when XADBUFB empties XADR moves into it. XADBUFA moves to the shift register XADSR when XADSR has shifted out its last bit. After channel A audio and non-audio data has been shifted out, XADBUFB moves into XADSR, and channel B audio and non audio shift begins.

The frame non-audio data (stored in XNADR) is transferred to the XADSR (for channel A) and to the XNADBUF registers (for channel B) at the beginning of a frame transmission. This is called an “upload.” The DAX audio data register empty (XADE) flag is set when XADR and XADBUFA are empty, and, if the audio data register empty interrupt is enabled (XDIE=1), an interrupt request is sent to the DSP core. The interrupt handling routine then sends the non-audio data bits to XNADR and the next frame of audio data to XADR (two subframes).

At the beginning of a frame transmission, one of the 8-bit channel A preambles (Z-preamble for the first subframe in a block, or X-preamble otherwise) is generated in the preamble generator, and then shifted out to the ADO pin in the first eight time slots. The preamble is generated in biphase mark format. The twenty-four audio and three non-audio data bits in the XADSR are shifted out to the biphase encoder, which shifts them out through the ADO pin in the biphase mark format in the next 54 time slots. The parity generator calculates an even parity over the 27 bits of audio and non-audio data, and then outputs the result through the biphase encoder to the ADO pin at the last two time slots. This is the end of the first (channel A) subframe transmission.

The second subframe transmission (channel B) starts with the preamble generator generating the channel B preamble (Y-preamble). At the same time, channel B audio and non-audio data is transferred to the XADSR shift-register from the XADBUFB and XNADBUF registers. The generated Y-preamble is output immediately after the channel A parity and is followed by the audio and non-audio data in the XADSR, which is in turn followed by the calculated parity for channel B. This completes a frame transmission. When the channel B parity is sent, the audio data for the next frame, stored in XADBUFA and the non-audio data bits from the XNADR, are uploaded to XADSR.

12.4 DAX Programming Model

The programmer-accessible DAX registers are shown in [Figure 12-2](#). The registers are described in the following subsections. The Interrupt Vector table for the DAX is shown in [Table 12-1](#). The internal interrupt priority is shown in [Table 12-2](#).

Table 12-1 DAX Interrupt Vectors

Condition	Address	Description
XAUR	VBA:\$28	DAX transmit underrun error
XADE & XBLK	VBA:\$2A	DAX block transferred
XADE	VBA:\$2E	DAX audio data register empty

Table 12-2 DAX Interrupt Priority

Priority	Interrupt
highest	DAX transmit underrun error
	DAX block transferred
lowest	DAX audio data register empty

12.5 DAX Internal Architecture

Hardware components shown in [Figure 12-1](#) are described in the following sections. The DAX programming model is illustrated in [Figure 12-2](#).




Figure 12-2 DAX Programming Model

12.5.1 DAX Audio Data Register (XADR)

XADR is a 24-bit write-only register. One frame of audio data, which is to be transmitted in the next frame slot, is transferred to this register. Successive write accesses to this register will store channel A and channel B alternately in XADBUFA and in XADBUFB respectively. When XADR and XADBUFA are

empty, XADE bit in the XSTR is set, and, if the audio data register empty interrupt is enabled (XDIE=1), an interrupt request is sent to the DSP core. When channel B is transferred to XADR, the XADE bit in the XSTR is cleared. XADR can also be accessed by DMA. When XADR and XADBUFA are empty, the DAX sends a DMA request to the core. The DMA first transfers non-audio data bits to XNADR (optional), then transfers channel A and channel B to XADR. The XADR can be accessed with two different successive addresses. This feature supports sending non-audio data bits, channel A and channel B to the DAX in three successive DMA transfers.

12.5.2 DAX Audio Data Buffers (XADBUFA / XADBUFB)

XADBUFA and XADBUFB are 24-bit registers that buffer XADR from XADSR, creating a FIFO-like data path. These registers hold the next two subframes of audio data to be transmitted. Channel A audio data is transferred from XADR to XADBUFA if XADBUFA is empty. Channel B audio data is transferred from XADR to XADBUFB if XADBUFB is empty. Audio data is transferred from XADBUFA and XADBUFB alternately to XADSR provided that XADSR shifted out all the audio and non-audio bits of the currently transmitted channel. This buffering mechanism provides more cycles for writing the next audio data to XADR. These registers are not directly accessible by DSP instructions.

12.5.3 DAX Audio Data Shift Register (XADSR)

The XADSR is a 27-bit shift register that shifts the 24-bit audio data and the 3-bit non-audio data for one subframe. The contents of XADBUFA or XADBUFB are directly transferred to the XADSR at the beginning of the subframe transmission. The channel A subframe is transferred to XADSR at the same time that the three bits of non-audio data (V-bit, U-bit and C-bit) for channel A in the DAX non-audio data register (XNADR) are transferred to the three highest-order bits of the XADSR. At the beginning of the channel B transmission, audio and non-audio data for channel B are transferred from the XADBUFB and the XNADBUF to the XADSR for shifting. The data in the XADSR is shifted toward the lowest-order bit at the fifth to thirty-first bit slot of each subframe transmission. This register is not directly accessible by DSP instructions.

12.5.4 DAX Non-Audio Data Register (XNADR)

The XNADR is a 24-bit write-only register. It holds the three bits of non-audio data for each subframe. XNADR can be accessed by core instructions or by DMA. The contents of the XNADR are shown in [Figure 12-2](#). XNADR is not affected by any of the DAX reset states. The XNADR bits are described in the following paragraphs.

12.5.4.1 DAX Channel A Validity (XVA)—Bit 10

The value of the XVA bit is transmitted as the twenty-ninth bit (Bit 28) of channel A subframe in the next frame.

12.5.4.2 DAX Channel A User Data (XUA)—Bit 11

The value of the XUA bit is transmitted as the thirtieth bit (Bit 29) of the channel A subframe in the next frame.

12.5.4.3 DAX Channel A Channel Status (XCA)—Bit 12

The value of the XCA bit is transmitted as the thirty-first bit (Bit 30) of the channel A subframe in the next frame.

12.5.4.4 DAX Channel B Validity (XVB)—Bit 13

The value of the XVB bit is transmitted as the twenty-ninth bit (Bit 28) of the channel B subframe in the next frame.

12.5.4.5 DAX Channel B User Data (XUB)—Bit 14

The value of the XUB bit is transmitted as the thirtieth bit (Bit 29) of the channel B subframe in the next frame.

12.5.4.6 DAX Channel B Channel Status (XCB)—Bit 15

The value of the XCB bit is transmitted as the thirty-first bit (Bit 30) of the channel B subframe in the next frame.

12.5.4.7 XNADR Reserved Bits—Bits 0-9, 16-23

These XNADR bits are reserved. They read as 0, and should be written with 0 to ensure compatibility with future device versions.

12.5.5 DAX Non-Audio Data Buffer (XNADBUF)

The XNADBUF is a 3-bit register that temporarily holds channel B non-audio data (XVB, XUB and XCB) for the current transmission while the channel A data is being transmitted. This mechanism provides programmers more instruction cycles to store the next frame's non-audio data to the XCB, XUB, XVB, XCA, XUA and XVA bits in the XNADR. The data in the XNADBUF register is transferred to the XADSR along with the contents of the XADBUF register at the beginning of channel B transmission.

NOTE

The XNADBUF register is not directly accessible by DSP instructions.

12.5.6 DAX Control Register (XCTR)

The XCTR is a 24-bit read/write register that controls the DAX operation. The contents of the XCTR are shown in [Figure 12-2](#). XCTR is cleared by software reset and hardware reset. The XCTR bits are described in the following paragraphs.

12.5.6.1 Audio Data Register Empty Interrupt Enable (XDIE)—Bit 0

When the XDIE bit is set, the audio data register empty interrupt is enabled and sends an interrupt request signal to the DSP if the XADE status bit is set. When XDIE bit is cleared, this interrupt is disabled.

12.5.6.2 Underrun Error Interrupt Enable (XUIE)—Bit 1

When the XUIE bit is set, the underrun error interrupt is enabled and sends an interrupt request signal to the DSP if the XAUR status bit is set. When XUIE bit is cleared, this interrupt is disabled.

12.5.6.3 Block Transferred Interrupt Enable (XBIE)—Bit 2

When the XBIE bit is set, the block transferred interrupt is enabled and sends an interrupt request signal to the DSP if the XBLK and XADE status bits are set. When XBIE bit is cleared, this interrupt is disabled.

12.5.6.4 DAX Clock Input Select (XCS[1:0])—Bits 3–4

The XCS[1:0] bits select the source of the DAX clock and/or its frequency. [Table 12-3](#) shows the configurations selected by these bits. These bits should be changed only when the DAX is disabled.

Table 12-3 Clock Source Selection

XCS1	XCS0	DAX Clock Source
0	0	DSP Core Clock ($f = 1024 X fs$)
0	1	ACI Pin, $f = 256 X fs$
1	0	ACI Pin, $f = 384 X fs$
1	1	ACI Pin, $f = 512 X fs$

12.5.6.5 DAX Start Block (XSB)—Bit 5

The XSB bit forces the DAX to start a new block. When this bit is set, the next frame will start with “Z” preamble and will start a new block even though the current block was not finished. This bit is cleared when the new block starts.

12.5.6.6 XCTR Reserved Bits—Bits 6-23

These XCTR bits are reserved. They read as 0 and should be written with 0 for future compatibility.

12.5.7 DAX Status Register (XSTR)

The XSTR is a 24-bit read-only register that contains the DAX status flags. The contents of the XSTR are shown in [Figure 12-2](#). XSTR is cleared by software reset, hardware reset and by the stop state. The XSTR bits are described in the following paragraphs.

12.5.7.1 DAX Audio Data Register Empty (XADE)—Bit 0

The XADE status flag indicates that the DAX audio data register XADR and the audio data buffer XADBUFA are empty (and ready to receive the next frame’s audio data). This bit is set at the beginning of every frame transmission (more precisely, when channel A audio data is transferred from XADBUFA to XADSR). When XADE is set and the interrupt is enabled ($XDIE = 1$), an audio data register empty interrupt request is sent to the DSP core. XADE is cleared by writing two channels of audio data to XADR.

12.5.7.2 DAX Transmit Underrun Error Flag (XAUR)—Bit 1

The XAUR status flag is set when the DAX audio data buffers XADBUFA or XADBUFB are empty and the respective audio data upload occurs. When a DAX underrun error occurs, the previous frame data will be retransmitted in both channels. When XAUR is set and the interrupt is enabled (XUIE = 1), an underrun error interrupt request is sent to the DSP core. This allows programmers to write an exception handling routine for this special case. The XAUR bit is cleared by reading the XSTR register with XAUR set, followed by writing two channels of audio data to XADR.

12.5.7.3 DAX Block Transfer Flag (XBLK)—Bit 2

The XBLK flag indicates that the frame being transmitted is the last frame in a block. This bit is set at the beginning of the transmission of the last frame (the 191st frame). This bit does not cause any interrupt. However, if XBIE=1 it causes a change in the interrupt vector sent to DSP core in the event of an audio data register empty interrupt, so that a different interrupt routine can be called (providing the next non-audio data structures for the next block as well as storing audio data for the next frame). Writing two channels of audio data to XADR clears this bit.

The relative timing of transmit frames and XADE and XBLK flags is shown in [Figure 12-3](#).




Figure 12-3 DAX Relative Timing

12.5.7.4 XSTR Reserved Bits—Bits 3–23

These XSTR bits are reserved. They read as 0, and should be written with 0 to ensure compatibility with future device versions.

12.5.8 DAX Parity Generator (PRTYG)

The PRTYG generates the parity bit for the subframe being transmitted. The generated parity bit ensures that subframe bits four to thirty-one will carry an even number of ones and zeroes.

12.5.9 DAX Biphase Encoder

The DAX biphase encoder encodes each audio and non-audio bit into its biphase mark format and shifts this encoded data out to the ADO output pin synchronously to the biphase clock.

12.5.10 DAX Preamble Generator

The DAX preamble generator automatically generates one of three preambles in the 8-bit preamble shift register at the beginning of each subframe transmission, and shifts it out. The generated preambles always start with “0”. Bit patterns of preambles generated in the preamble generator are shown in [Table 12-4](#). The preamble bits are already in the biphase mark format.

Table 12-4 Preamble Bit Patterns

Preamble	Bit Pattern	Channel
X	00011101	A
Y	00011011	B
Z	00010111	A (first in block)

There is no programmable control for the preamble selection. The first subframe to be transmitted (immediately after the DAX is enabled) is the beginning of a block, and therefore it has a “Z” preamble. This is followed by the second subframe, which has an “Y” preamble. After that, “X” and “Y” preambles are transmitted alternately until the end of the block transfer (192 frames transmitted). See [Figure 12-4](#) for an illustration of the preamble sequence.




Figure 12-4 Preamble sequence

12.5.11 DAX Clock Multiplexer

The DAX clock multiplexer selects one of the clock sources and generates the biphase clock ($128 \times F_s$) and shift clock ($64 \times F_s$). The clock source can be selected from the following options (see also [Section 12.5.6.4, "DAX Clock Input Select \(XCS\[1:0\]\)—Bits 3–4"](#)).

- The internal DSP core clock—assumes $1024 \times F_s$
- DAX clock input pin (ACI)— $512 \times F_s$
- DAX clock input pin (ACI)— $384 \times F_s$
- DAX clock input pin (ACI)— $256 \times F_s$

Figure 12-5 shows how each clock is divided to generate the biphase and bit shift clocks




Figure 12-5 Clock Multiplexer Diagram

NOTE

For proper operation of the DAX, the DSP core clock frequency must be at least five times higher than the DAX bit shift clock frequency ($64 \times F_s$).

12.5.12 DAX State Machine

The DAX state machine generates a set of sequencing signals used in the DAX.

12.6 DAX Programming Considerations

The following sections describe programming considerations for the DAX.

12.6.1 Initiating A Transmit Session

To initiate the DAX operation, follow this procedure:

1. Ensure that the DAX is disabled (PC1 and PC0 bits of port control register PCR are cleared)
2. Write the non-audio data to the corresponding bits in the XNADR register
3. Write the channel A and channel B audio data in the XADR register
4. Write the transmit mode to the XCTR register
5. Enable DAX by setting PC1 bit (and by setting PC0 bit if in slave mode) in the port control register (PCR); transmission begins.

12.6.2 Audio Data Register Empty Interrupt Handling

When the XDIE bit is set and the DAX is active, an audio data register empty interrupt ($XADE = 1$) is generated once at the beginning of every frame transmission. Typically, within an XADE interrupt, the non-audio data bits of the next frame are stored in XNADR and one frame of audio data to be transmitted in the next frame is stored in the FIFO by two consecutive MOVEP instructions to XADR. If the non-audio bits are not changed from frame to frame, this procedure can be handled within a fast interrupt routine. Storing the next frame's audio data in the FIFO clears the XADE bit in the XSTR.

12.6.3 Block Transferred Interrupt Handling

An interrupt with the XBLK vector indicates the end of a block transmission and may require some computation to provide the next non-audio data structures that are to be transmitted within the next block. Within the routine, the next audio data can be stored in the FIFO by two consecutive MOVEP instructions to XADR, and the next non-audio data can be stored in the XNADR. The XBLK interrupt occurs only if the XBIE bit in XCTR is set. If XBIE is cleared, a XADE interrupt vector will take place.

12.6.4 DAX operation with DMA

During DMA transfers, the XDIE bit of the XCTR must be cleared to avoid XADE interrupt services by the DSP core. The initialization appearing in [Section 12.6.1, "Initiating A Transmit Session"](#) is relevant for DMA operation. DMA transfers can be performed with or without changing non-audio bits from frame to frame. [Table 12-5](#) describes two examples of DMA configuration.

Table 12-5 Examples of DMA configuration

Register	Non-audio data bits change	Non-audio data bits do not change
DCR2	DE=1; Enable DMA channel. DIE=1; Enable DMA interrupt. DTM[2:0]=010; Line transfer mode. D3D=0; Not 3D. DAM[5:3]=000; 2D mode. DAM[2:0]=101; post increment by 1. DDS[1:0]=00; X memory space. DRS[4:0]=01010; DAX is DMA request source. Other bits are application dependent.	DE=1; Enable DMA channel. DIE=1; Enable DMA interrupt. DTM[2:0]=010; Line transfer mode. D3D=0; Not 3D. DAM[5:3]=000; 2D mode. DAM[2:0]=101; post increment by 1. DDS[1:0]=00; X memory space. DRS[4:0]=01010; DAX is DMA request source. Other bits are application dependent.
DCO2	DCOH=number of frames in block - 1 DCOL=\$002; 3 destination registers	DCOH=number of frames in block - 1 DCOL=\$001; 2 destination registers
DSR2	first memory address of the block	first memory address of the block
DDR2	XNADR address (base address + \$1)	XADR address (base address + \$2)
DOR0	\$FFFFFFE; offset=-2	\$FFFFFFF; offset=-1

The memory organization employed for DMA transfers depends on whether or not non-audio data changes from frame to frame as shown in [Figure 12-6](#).




Figure 12-6 Examples of data organization in memory

12.6.5 DAX Operation During Stop

The DAX operation cannot continue when the DSP is in the stop state since no DSP clocks are active. While the DSP is in the stop state, the DAX will remain in the individual reset state and the status flags are initialized as described for resets. No DAX control bits are affected. The DAX should be disabled before the DSP enters the stop state.


12.7 GPIO (PORT D) - Pins and Registers

The Port D GPIO functionality of the DAX is controlled by three registers: Port D Control Register (PCRD), Port D Direction Register (PRRD) and Port D Data Register (PDRD).

12.7.1 Port D Control Register (PCRD)

The read/write 24-bit DAX Port D Control Register controls the functionality of the DAX GPIO pins. Each of the PC[1:0] bits controls the functionality of the corresponding port pin. When a PC[i] bit is set, the corresponding port pin is configured as a DAX pin. When a PC[i] bit is cleared, the corresponding port pin is configured as GPIO pin. If both PC1 and PC0 are cleared, the DAX is disabled. Hardware and software reset clear all PCRD bits.

PCRD -Port D Control Register - X:\$FFFFD7




Read as Zero, should be written with zero for future compatibility.

Figure 12-7 Port D Control Register (PCRD)

12.7.2 Port D Direction Register (PRRD)

The read/write 24-bit Port D Direction Register controls the direction of the DAX GPIO pins. When port pin[i] is configured as GPIO, PDC[i] controls the port pin direction. When PDC[i] is set, the GPIO port pin[i] is configured as output. When PDC[i] is cleared the GPIO port pin[i] is configured as input. Hardware and software reset clear all PRRD bits. [Table 12-6](#) describes the port pin configurations.

PRRD - Port D Direction Register - X:\$FFFFD6



Read as Zero, should be written with zero for future compatibility.

Figure 12-8 Port D Direction Register (PRRD)

Table 12-6 DAX Port GPIO Control Register Functionality

PDC1	PC1	ADO/PD1 pin	PDC0	PC0	ACI/PD0 pin	DAX state
0	0	<i>Disconnected</i>	0	0	<i>Disconnected</i>	Personal Reset
0	0	<i>Disconnected</i>	0	1	PD0 Input	Personal Reset
0	0	<i>Disconnected</i>	1	0	PD0 Output	Personal Reset
0	0	<i>Disconnected</i>	1	1	ACI	Enabled
0	1	PD1 Input	0	0	<i>Disconnected</i>	Personal Reset
0	1	PD1 Input	0	1	PD0 Input	Personal Reset
0	1	PD1 Input	1	0	PD0 Output	Personal Reset
0	1	PD1 Input	1	1	ACI	Enabled
1	0	PD1 Output	0	0	<i>Disconnected</i>	Personal Reset
1	0	PD1 Output	0	1	PD0 Input	Personal Reset
1	0	PD1 Output	1	0	PD0 Output	Personal Reset
1	0	PD1 Output	1	1	ACI	Enabled
1	1	ADO	0	0	<i>Disconnected</i>	Enabled
1	1	ADO	0	1	PD0 Input	Enabled
1	1	ADO	1	0	PD0 Output	Enabled
1	1	ADO	1	1	ACI	Enabled

12.7.3 Port D Data Register (PDRD)

The read/write 24-bit Port D Data Register is used to read or write data to/from the DAX GPIO pins. Bits PD[1:0] are used to read or write data from/to the corresponding port pins if they are configured as GPIO. If a port pin [i] is configured as a GPIO input, then the corresponding PD[i] bit will reflect the value present on this pin. If a port pin [i] is configured as a GPIO output, then the value written into the corresponding PD[i] bit will be reflected on the this pin. Hardware and software reset clear all PDRD bits.




Figure 12-9 Port D Data Register (PDRD)

13 Timer/Event Counter

13.1 Introduction

This section describes the internal timer/event counter in the DSP56367. Each of the three timers (timer 0, 1 and 2) can use internal clocking to interrupt the DSP56367 or trigger DMA transfers after a specified number of events (clocks). In addition, timer 0 provides external access via the bidirectional signal TIO0.

When the TIO0 pin is configured as an input, timer 0 can count or capture events, or measure the width or period of an external signal. When TIO0 is configured as an output, timer 0 can function as a timer, a watchdog timer, or a pulse width modulator. TIO0 can also function as a GPIO signal.

13.2 Timer/Event Counter Architecture

The timer module is composed of a common 21-bit prescaler and three independent general purpose 24-bit timer/event counters, each having its own register set.

13.2.1 Timer/Event Counter Block Diagram

[Figure 13-1](#) shows a block diagram of the timer/event counter. This module includes a 24-bit timer prescaler load register (TPLR), a 24-bit timer prescaler count register (TPCR), a 21-bit prescaler clock counter, and three timers. Each of the three timers may use the prescaler clock as its clock source.





Figure 13-1 Timer/Event Counter Block Diagram

13.2.2 Individual Timer Block Diagram

Figure 13-2 shows the structure of an individual timer module. The three timers are identical in structure, but only timer 0 is externally accessible.

Each timer includes a 24-bit counter, a 24-bit read/write timer control and status register (TCSR), a 24-bit read-only timer count register (TCR), a 24-bit write-only timer load register (TLR), a 24-bit read/write timer compare register (TCPR), and logic for clock selection and interrupt/DMA trigger generation.

The timer mode is controlled by the TC[3:0] bits of the timer control/status register (TCSR). Timer modes are described in Section 13.4, "Timer Modes of Operation".




AA0676

Figure 13-2 Timer Block Diagram

13.3 Timer/Event Counter Programming Model

The DSP56367 views each timer as a memory-mapped peripheral with four registers occupying four 24-bit words in the X data memory space. Either standard polled or interrupt programming techniques can be used to service the timers. The timer programming model is shown in [Figure 13-3](#).

Timer/Event Counter Programming Model



- reserved, read as 0, should be written with 0 for future compatibility.

Figure 13-3 Timer Module Programmer's Model

13.3.1 Prescaler Counter

The prescaler counter is a 21-bit counter that is decremented on the rising edge of the prescaler input clock. The counter is enabled when at least one of the three timers is enabled (i.e., one or more of the timer enable (TE) bits are set) and is using the prescaler output as its source (i.e., one or more of the PCE bits are set).

13.3.2 Timer Prescaler Load Register (TPLR)

The TPLR is a 24-bit read/write register that controls the prescaler divide factor (i.e., the number that the prescaler counter will load and begin counting from) and the source for the prescaler input clock. See [Figure 13-4](#).




Figure 13-4 Timer Prescaler Load Register

13.3.2.1 TPLR Prescaler Preload Value PL[20:0] Bits 20–0

These 21 bits contain the prescaler preload value. This value is loaded into the prescaler counter when the counter value reaches zero or the counter switches state from disabled to enabled.

If $PL[20:0] = N$, then the prescaler counts $N + 1$ source clock cycles before generating a prescaler clock pulse. Therefore, the prescaler divide factor = (preload value) + 1.

The PL[20:0] bits are cleared by the hardware \overline{RESET} signal or the software RESET instruction.

13.3.2.2 TPLR Prescaler Source PS[1:0] Bits 22-21

The two prescaler source (PS) bits control the source of the prescaler clock. [Table 13-1](#) summarizes PS bit functionality. The prescaler’s use of the TIO0 signal is not affected by the TCSR settings of timer 0.

If the prescaler source clock is external, the prescaler counter is incremented by signal transitions on the TIO0 signal. The external clock is internally synchronized to the internal clock. The external clock frequency must be lower than the DSP56367 internal operating frequency divided by 4 (CLK/4).

The PS[1:0] bits are cleared by the hardware \overline{RESET} signal or the software RESET instruction.

NOTE

To ensure proper operation, change the PS[1:0] bits only when the prescaler counter is disabled. Disable the prescaler counter by clearing the TE bit in the TCSR of each of three timers.

Table 13-1 Prescaler Source Selection

PS1	PS0	PRESCALER CLOCK SOURCE
0	0	Internal CLK/2
0	1	TIO0
1	0	Reserved
1	1	Reserved

13.3.2.3 TPLR Reserved Bit 23

This reserved bit is read as zero and should be written with zero for future compatibility.

13.3.3 Timer Prescaler Count Register (TPCR)

The TPCR is a 24-bit read-only register that reflects the current value in the prescaler counter. See [Figure 13-5](#).




Figure 13-5 Timer Prescaler Count Register (TPCR)

13.3.3.1 TPCR Prescaler Counter Value PC[20:0] Bits 20–0

These 21 bits contain the current value of the prescaler counter.

13.3.3.2 TPCR Reserved Bits 23–21

These reserved bits are read as zero and should be written with zero for future compatibility.

13.3.4 Timer Control/Status Register (TCSR)

The TCSR is a 24-bit read/write register controlling the timer and reflecting its status.

13.3.4.1 TCSR Timer Enable (TE) Bit 0

The timer enable (TE) bit is used to enable or disable the timer. Setting TE enables the timer and clears the timer counter. The counter starts counting according to the mode selected by the timer control (TC[3:0]) bit values.

Clearing the TE bit disables the timer. The TE bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

NOTE

When timer 0 is disabled and TIO0 is not in GPIO mode, the pin is tri-stated. To prevent undesired spikes on TIO0 when Timer 0 is switched from tri-state to an active state, TIO0 should be tied to the power supply with a pullup or pulldown resistor.

13.3.4.2 TCSR Timer Overflow Interrupt Enable (TOIE) Bit 1

The TOIE bit is used to enable the timer overflow interrupts. Setting TOIE enables overflow interrupt generation. The timer counter can hold a maximum value of \$FFFFFF. When the counter value is at the maximum value and a new event causes the counter to be incremented to \$000000, the timer generates an overflow interrupt.

Clearing the TOIE bit disables overflow interrupt generation. The TOIE bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

13.3.4.3 TCSR Timer Compare Interrupt Enable (TCIE) Bit 2

The Timer Compare Interrupt Enable (TCIE) bit is used to enable or disable the timer compare interrupts. Setting TCIE enables the compare interrupts. In the timer, PWM, or watchdog modes, a compare interrupt is generated after the counter value matches the value of the TCPR. The counter will start counting up from the number loaded from the TLR and if the TCPR value is N, an interrupt occurs after $(N - M + 1)$ events, where M is the value of TLR.

Clearing the TCIE bit disables the compare interrupts. The TCIE bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

13.3.4.4 TCSR Timer Control (TC[3:0]) Bits 4–7

The four TC bits control the source of the timer clock, the behavior of the TIO0 signal, and the timer mode of operation. [Table 13-2](#) summarizes the TC bit functionality. A detailed description of the timer operating modes is given in [Section 13.4, "Timer Modes of Operation"](#).

The TC bits are cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

NOTE

If the clock is external, the counter is incremented by the transitions on the TIO0 signal. The external clock is internally synchronized to the internal clock, and its frequency should be lower than the internal operating frequency divided by 4 (CLK/4).

To ensure proper operation, the TC[3:0] bits should be changed only when the timer is disabled (when the TE bit in the TCSR has been cleared).

Table 13-2 Timer Control Bits for Timer 0

Bit Settings				Mode Characteristics			
TC3	TC2	TC1	TC0	Mode Number	Mode Function	TIO0	Clock
0	0	0	0	0	Timer and GPIO	GPIO ¹	Internal
0	0	0	1	1	Timer pulse	Output	Internal
0	0	1	0	2	Timer toggle	Output	Internal
0	0	1	1	3	Event counter	Input	External
0	1	0	0	4	Input width measurement	Input	Internal
0	1	0	1	5	Input period measurement	Input	Internal
0	1	1	0	6	Capture event	Input	Internal
0	1	1	1	7	Pulse width modulation	Output	Internal
1	0	0	0	8	<i>Reserved</i>	—	—
1	0	0	1	9	Watchdog pulse	Output	Internal
1	0	1	0	10	Watchdog toggle	Output	Internal
1	0	1	1	11	<i>Reserved</i>	—	—
1	1	0	0	12	<i>Reserved</i>	—	—
1	1	0	1	13	<i>Reserved</i>	—	—
1	1	1	0	14	<i>Reserved</i>	—	—
1	1	1	1	15	<i>Reserved</i>	—	—

¹ The GPIO function is enabled only if all of the TC[3:0] bits are zero.

Table 13-3 Timer Control Bits for Timers 1 and 2

TC3	TC2	TC1	TC0	Clock	Mode
0	0	0	0	Internal	Timer
0	0	0	1	—	<i>Reserved</i>
0	0	1	X	—	<i>Reserved</i>
0	1	X	X	—	<i>Reserved</i>
1	X	X	X	—	<i>Reserved</i>

13.3.4.5 TCSR Inverter (INV) Bit 8

The INV bit affects the polarity of the incoming signal on the TIO0 input signal and the polarity of the output pulse generated on the TIO0 output signal. The effects of the INV bit are summarized in [Table 13-4](#).

This bit is not in use for timers 1 and 2. It should be left cleared.

Table 13-4 Inverse Bit

Mode	TIO0 Programmed as Input		TIO0 Programmed as Output	
	INV = 0	INV = 1	INV = 0	INV = 1
0	GPIO signal on the TIO0 signal read directly	GPIO signal on the TIO0 signal inverted	Bit written to GPIO put on TIO0 signal directly	Bit written to GPIO inverted and put on TIO0 signal
1	Counter is incremented on the rising edge of the signal from the TIO0 signal	Counter is incremented on the falling edge of the signal from the TIO0 signal	—	—
2	Counter is incremented on the rising edge of the signal from the TIO0 signal	Counter is incremented on the falling edge of the signal from the TIO0 signal	TCRx output put on TIO0 signal directly	TCRx output inverted and put on TIO0 signal
3	Counter is incremented on the rising edge of the signal from the TIO0 signal	Counter is incremented on the falling edge of the signal from the TIO0 signal	—	—
4	Width of the high input pulse is measured.	Width of the low input pulse is measured.	—	—
5	Period is measured between the rising edges of the input signal.	Period is measured between the falling edges of the input signal.	—	—
6	Event is captured on the rising edge of the signal from the TIO0 signal	Event is captured on the falling edge of the signal from the TIO0 signal	—	—
7	—	—	Pulse generated by the timer has positive polarity	Pulse generated by the timer has negative polarity
9	—	—	Pulse generated by the timer has positive polarity	Pulse generated by the timer has negative polarity
10	—	—	Pulse generated by the timer has positive polarity	Pulse generated by the timer has negative polarity

The INV bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

NOTE

The INV bit affects both the timer and GPIO modes of operation. To ensure correct operation, this bit should be changed only when one or both of the following conditions is true:

- The timer has been disabled by clearing the TE bit in the TCSR.
- The timer is in GPIO mode.

The INV bit does not affect the polarity of the prescaler source when TIO0 is used as input to the prescaler.

13.3.4.6 TCSR Timer Reload Mode (TRM) Bit 9

The TRM bit controls the counter preload operation.

In timer (0–3) and watchdog (9–10) modes, the counter is preloaded with the TLR value after the TE bit is set and the first internal or external clock signal is received. If the TRM bit is set, the counter is reloaded each time after it reaches the value contained by the TCR. In PWM mode (7), the counter is reloaded each time counter overflow occurs. In measurement (4–5) modes, if the TRM and the TE bits are set, the counter is preloaded with the TLR value on each appropriate edge of the input signal.

If the TRM bit is cleared, the counter operates as a free-running counter and is incremented on each incoming event. The TRM bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

13.3.4.7 TCSR Direction (DIR) Bit 11

The DIR bit determines the behavior of the TIO0 signal when it is used as a GPIO pin. When the DIR bit is set, the TIO0 signal is an output; when the DIR bit is cleared, the TIO0 signal is an input. The TIO0 signal can be used as a GPIO only when the TC[3:0] bits are all cleared. If any of the TC[3:0] bits are set, then the GPIO mode is disabled and the DIR bit has no effect.

The DIR bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

This bit is not in use for timers 1 and 2. It should be left cleared.

13.3.4.8 TCSR Data Input (DI) Bit 12

The DI bit reflects the value of the TIO0 signal. If the INV bit is set, the value of the TIO0 signal is inverted before it is written to the DI bit. If the INV bit is cleared, the value of the TIO0 signal is written directly to the DI bit.

DI is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

13.3.4.9 TCSR Data Output (DO) Bit 13

The DO bit is the source of the TIO0 value when it is a data output signal. The TIO0 signal is data output when the GPIO mode is enabled and DIR is set. A value written to the DO bit is written to the TIO0 signal. If the INV bit is set, the value of the DO bit is inverted when written to the TIO0 signal. When the INV bit is cleared, the value of the DO bit is written directly to the TIO0 signal. When GPIO mode is disabled, writing the DO bit has no effect.

The DO bit is cleared by the hardware $\overline{\text{RESET}}$ signal or the software RESET instruction.

This bit is not in use for timers 1 and 2. It should be left cleared.

13.3.4.10 TCSR Prescaler Clock Enable (PCE) Bit 15

The PCE bit is used to select the prescaler clock as the timer source clock. When the PCE bit is cleared, the timer uses either an internal (CLK/2) signal or an external signal (TIO0) as its source clock. When the PCE bit is set, the prescaler output is used as the timer source clock for the counter regardless of the timer operating mode. To ensure proper operation, the PCE bit should be changed only when the timer is disabled (when the TE bit is cleared). Which source clock is used for the prescaler is determined by the PS[1:0] bits of the TPLR. Timers 1 and 2 can be clocked by the prescaler clock derived from TIO0.

13.3.4.11 TCSR Timer Overflow Flag (TOF) Bit 20

The TOF bit is set to indicate that counter overflow has occurred. This bit is cleared by writing a 1 to the TOF bit. Writing a 0 to the TOF bit has no effect. The bit is also cleared when the timer overflow interrupt is serviced.

The TOF bit is cleared by the hardware $\overline{\text{RESET}}$ signal, the software RESET instruction, the STOP instruction, or by clearing the TE bit to disable the timer.

13.3.4.12 TCSR Timer Compare Flag (TCF) Bit 21

The TCF bit is set to indicate that the event count is complete. In the timer, PWM, and watchdog modes, the TCF bit is set when $(N - M + 1)$ events have been counted (N is the value in the compare register and M is the TLR value). In the measurement modes, the TCF bit is set when the measurement has been completed.

The TCF bit is cleared by writing a one into the TCF bit. Writing a zero into the TCF bit has no effect. The bit is also cleared when the timer compare interrupt is serviced.

The TCF bit is cleared by the hardware $\overline{\text{RESET}}$ signal, the software RESET instruction, the STOP instruction, or by clearing the TE bit to disable the timer.

NOTE

The TOF and TCF bits are cleared by writing a one to the specific bit. In order to assure that only the desired bit is cleared, do not use the BSET command. The proper way to clear these bits is to write (using a MOVEP instruction) a one to the flag to be cleared and a zero to the other flag.

13.3.4.13 TCSR Reserved Bits (Bits 3, 10, 14, 16-19, 22, 23)

These reserved bits are read as zero and should be written with zero for future compatibility.

13.3.5 Timer Load Register (TLR)

The TLR is a 24-bit write-only register. In all modes, the counter is preloaded with the TLR value after the TE bit in the TCSR is set and a first event occurs. The programmer must initialize the TLR to ensure correct operation in the appropriate timer operating modes.

- In timer modes, if the timer reload mode (TRM) bit in the TCSR is set, the counter is reloaded each time after it has reached the value contained by the timer compare register (TCR) and the new event occurs.
- In measurement modes, if the TRM bit in the TCSR is set and the TE bit in the TCSR is set, the counter is reloaded with the value in the TLR on each appropriate edge of the input signal.
- In PWM modes, if the TRM bit in the TCSR is set, the counter is reloaded each time after it has overflowed and the new event occurs.
- In watchdog modes, if the TRM bit in the TCSR is set, the counter is reloaded each time after it has reached the value contained by the TCR and the new event occurs. In this mode, the counter is also reloaded whenever the TLR is written with a new value while the TE bit in the TCSR is set.
- In all modes, if the TRM bit in the TCSR is cleared (TRM = 0), the counter operates as a free-running counter.

13.3.6 Timer Compare Register (TCPR)

The TCPR is a 24-bit read/write register that contains the value to be compared to the counter value. These two values are compared every timer clock after the TE bit in the TCSR is set. When the values match, the timer compare flag (TCF) bit is set and an interrupt is generated if interrupts are enabled (if the timer compare interrupt enable (TCIE) bit in the TCSR is set). The programmer must initialize the TCPR to ensure correct operation in the appropriate timer operating modes. The TCPR is ignored in measurement modes.

13.3.7 Timer Count Register (TCR)

The TCR is a 24-bit read-only register. In timer and watchdog modes, the counter's contents can be read at any time by reading the TCR register. In measurement modes, the TCR is loaded with the current value of the counter on the appropriate edge of the input signal, and its value can be read to determine the width, period, or delay of the leading edge of the input signal. When the timer is in measurement modes, the TIO0 signal is used for the input signal.

13.4 Timer Modes of Operation

Each timer has various operational modes that meet a variety of system requirements. These modes are as follows:

- Timer
 - GPIO, mode 0: Internal timer interrupt generated by the internal clock
 - Pulse, mode 1: External timer pulse generated by the internal clock
 - Toggle, mode 2: Output timing signal toggled by the internal clock

- Event counter, mode 3: Internal timer interrupt generated by an external clock
- Measurement
 - Input width, mode 4: Input pulse width measurement
 - Input pulse, mode 5: Input signal period measurement
 - Capture, mode 6: Capture external signal
- PWM, mode 7: Pulse Width Modulation
- Watchdog
 - Pulse, mode 9: Output pulse, internal clock
 - Toggle, mode 10: Output toggle, internal clock

These modes are described in detail below. Timer modes are selected by setting the TC[3:0] bits in the TCSR. [Table 13-2](#) and [Table 13-3](#) show how the different timer modes are selected by setting the bits in the TCSR. [Table 13-2](#) also shows the TIO0 signal direction and the clock source for each timer mode.

NOTE

To ensure proper operation, the TC[3:0] bits should be changed only when the timer is disabled (i.e., when the TE bit in the TCSR is cleared).

13.4.1 Timer Modes

13.4.1.1 Timer GPIO (Mode 0)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO0	Clock	#	KIND	NAME
0	0	0	0	GPIO	Internal	0	Timer	GPIO

In this mode, the timer generates an internal interrupt when a counter value is reached (if the timer compare interrupt is enabled). Note that any of the three timers can be placed in GPIO mode to generate internal interrupts, but only timer 0 provides actual external GPIO access on the TIO0 signal.

Set the TE bit to clear the counter and enable the timer. Load the value the timer is to count into the TCPR. The counter is loaded with the TLR value when the first timer clock signal is received. The timer clock can be taken from either the DSP56367 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter equals the TCPR value, the TCF bit in TCSR is set, and a compare interrupt is generated if the TCIE bit is set. If the TRM bit in the TCSR is set, the counter is reloaded with the TLR value at the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock signal.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.1.2 Timer Pulse (Mode 1)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO0	Clock	#	KIND	NAME
0	0	0	1	Output	Internal	1	Timer	Pulse

In this mode, the timer generates a compare interrupt when the timer count reaches a preset value. In addition, timer 0 provides an external pulse on its TIO0 signal.

Set the TE bit to clear the counter and enable the timer. The value to which the timer is to count is loaded into the TCPR. The counter is loaded with the TLR value when the first timer clock signal is received. The TIO0 signal is loaded with the value of the INV bit. The timer clock signal can be taken from either the DSP56367 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter matches the TCPR value, the TCF bit in TCSR is set and a compare interrupt is generated if the TCIE bit is set. The polarity of the TIO0 signal is inverted for one timer clock period.

If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the TE bit is cleared (disabling the timer).

The value of the TLR sets the delay between starting the timer and the generation of the output pulse. To generate successive output pulses with a delay of X clocks between signals, the TLR value should be set to X/2 and the TRM bit should be set.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.1.3 Timer Toggle (Mode 2)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO0	Clock	#	KIND	NAME
0	0	1	0	Output	Internal	0	Timer	Toggle

In this mode, the timer generates a periodic interrupt; timer 0 also toggles the polarity of the TIO0 signal.

Set the TE bit in the TCR to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value when the first timer clock signal is received. The TIO0 signal is loaded with the value of the INV bit. The timer clock signal can be taken from either the DSP56367 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter value matches the value in the TCPR, the polarity of the TIO0 output signal is inverted. The TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set.

If the TRM bit is set, the counter is loaded with the value of the TLR when the next timer clock is received, and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the TE bit is cleared, disabling the timer.

The TLR value in the TCPR sets the delay between starting the timer and toggling the TIO0 signal. To generate output signals with a delay of X clock cycles between toggles, the TLR value should be set to $X/2$ and the TRM bit should be set.

This process is repeated until the timer is disabled (i.e., TE is cleared). If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.1.4 Timer Event Counter (Mode 3)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO0	Clock	#	KIND	NAME
0	0	1	1	Input	External	3	Timer	Event Counter

In this mode, the timer counts internal events and issues an interrupt when a preset number of events is counted. Timer 0 can also count external events.

Set the TE bit to clear the counter and enable the timer. The number of events the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value when the first timer clock signal is received. The timer clock signal is provided by the prescaler clock output. Timer 0 can be also be clocked from the TIO0 input signal. Each subsequent clock signal increments the counter. If an external clock is used, it must be internally synchronized to the internal clock and its frequency must be less than the DSP56367 internal operating frequency divided by 4.

The value of the INV bit in the TCSR determines whether low-to-high (0 to 1) transitions or high-to-low (1 to 0) transitions increment the counter. If the INV bit is set, high-to-low transitions increment the counter. If the INV bit is cleared, low-to-high transitions increment the counter.

When the counter matches the value contained in the TCPR, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. If the TRM bit is set, the counter is loaded with the value of the TLR when the next timer clock is received, and the count is resumed. If TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared). If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.2 Signal Measurement Modes

The following signal measurement modes are provided:

- Measurement input width
- Measurement input period
- Measurement capture

These functions are available only on timer 0.

13.4.2.1 Measurement Accuracy

The external signal is synchronized with the internal clock used to increment the counter. This synchronization process can cause the number of clocks measured for the selected signal value to vary from the actual signal value by plus or minus one counter clock cycle.

13.4.2.2 Measurement Input Width (Mode 4)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO0	Clock
0	1	0	0	4	Input Width	Measurement	Input	Internal

In this mode, the timer 0 counts the number of clocks that occur between opposite edges of an input signal.

Set the TE bit to clear the counter and enable the timer. Load the timer's count value into the TLR. After the first appropriate transition (as determined by the INV bit) occurs on the TIO0 input pin, the counter is loaded with the TLR value on the first timer clock signal received either from the DSP56367 clock divided by two (CLK/2) or from the prescaler clock input. Each subsequent clock signal increments the counter.

If the INV bit is set, the timer starts on the first high-to-low (1 to 0) signal transition on the TIO0 signal. If the INV bit is cleared, the timer starts on the first low-to-high (0 to 1) transition on the TIO0 signal.

When the first transition opposite in polarity to the INV bit setting occurs on the TIO0 signal, the counter stops. The TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. The value of the counter (which measures the width of the TIO0 pulse) is loaded into the TCR. The TCR can be read to determine the external signal pulse width.

If the TRM bit is set, the counter is loaded with the TLR value on the first timer clock received following the next valid transition occurring on the TIO0 input pin and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.2.3 Measurement Input Period (Mode 5)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO0	Clock
0	1	0	1	5	Input Period	Measurement	Input	Internal

In this mode, the timer counts the period between the reception of signal edges of the same polarity across the TIO0 signal.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TLR. The value of the INV bit determines whether the period is measured between consecutive low-to-high (0 to 1) transitions of TIO0 or between consecutive high-to-low (1 to 0) transitions of TIO0. If INV is set, high-to-low signal transitions are selected. If INV is cleared, low-to-high signal transitions are selected.

After the first appropriate transition occurs on the TIO0 input pin, the counter is loaded with the TLR value on the first timer clock signal received from either the DSP56367 clock divided by two (CLK/2) or the prescaler clock output. Each subsequent clock signal increments the counter.

On the next signal transition of the same polarity that occurs on TIO0, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. The contents of the counter are loaded into the TCR. The TCR then contains the value of the time that elapsed between the two signal transitions on the TIO0 signal.

After the second signal transition, if the TRM bit is set, the TE bit is set to clear the counter and enable the timer. The counter is repeatedly loaded and incremented until the timer is disabled. If the TRM bit is cleared, the counter continues to be incremented until it overflows.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.2.4 Measurement Capture (Mode 6)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO0	Clock
0	1	1	0	6	Capture	Measurement	Input	Internal

In this mode, the timer counts the number of clocks that elapse between starting the timer and receiving an external signal.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TLR. When the first timer clock signal is received, the counter is loaded with the TLR value. The timer clock signal can be taken from either the DSP56367 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

At the first appropriate transition of the external clock detected on the TIO0 signal, the TCF bit in the TCSR is set and, if the TCIE bit is set, a compare interrupt is generated. The counter halts. The contents of the counter are loaded into the TCR. The value of the TCR represents the delay between the setting of the TE bit and the detection of the first clock edge signal on the TIO0 signal.

If the INV bit is set, a high-to-low transition signals the end of the timing period. If INV is cleared, a low-to-high transition signals the end of the timing period.

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

13.4.3 Pulse Width Modulation (PWM, Mode 7)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO0	Clock
0	1	1	1	7	Pulse Width Modulation	PWM	Output	Internal

In this mode, the timer generates periodic pulses of a preset width. This function is available only on timer 0.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. When first timer clock is received from either the DSP56367 internal clock divided by two (CLK/2) or the prescaler clock output, the counter is loaded with the TLR value. Each subsequent timer clock increments the counter.

When the counter equals the value in the TCPR, the TIO0 output pin is toggled and the TCF bit in the TCSR is set. The contents of the counter are placed into the TCR. If the TCIE bit is set, a compare interrupt is generated. The counter continues to be incremented on each timer clock.

If counter overflow has occurred, the TIO0 output pin is toggled, the TOF bit in TCSR is set, and an overflow interrupt is generated if the TOIE bit is set. If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled by clearing the TE bit.

TIO0 signal polarity is determined by the value of the INV bit. When the counter is started by setting the TE bit, the TIO0 signal assumes the value of the INV bit. On each subsequent toggling of the TIO0 signal, the polarity of the TIO0 signal is reversed. For example, if the INV bit is set, the TIO0 signal generates the following signal: 1010. If the INV bit is cleared, the TIO0 signal generates the following signal: 0101.

The counter contents can be read at any time by reading the TCR.

The value of the TLR determines the output period ($\$FFFFFF - TLR + 1$). The timer counter increments the initial TLR value and toggles the TIO0 signal when the counter value exceeds $\$FFFFFF$.

The duty cycle of the TIO0 signal is determined by the value in the TCPR. When the value in the TLR is incremented to a value equal to the value in the TCPR, the TIO0 signal is toggled. The duty cycle is equal

to $(\$FFFFFF - TCPR)$ divided by $(\$FFFFFF - TLR + 1)$. For a 50% duty cycle, the value of TCPR is equal to $(\$FFFFFF + TLR + 1) / 2$.

NOTE

The value in TCPR must be greater than the value in TLR.

13.4.4 Watchdog Modes

13.4.4.1 Watchdog Pulse (Mode 9)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO0	Clock
1	0	0	1	9	Pulse	Watchdog	Output	Internal

In this mode, the timer generates an interrupt at a preset rate. Timer 0 also generates pulse on TIO0. The signal period is equal to the period of one timer clock.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TCPR. The counter is loaded with the TLR value on the first timer clock received from either the DSP56367 internal clock divided by two (CLK/2) or the prescaler clock output. Each subsequent timer clock increments the counter.

When the counter matches the value of the TCPR, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is also set.

If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each subsequent timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated. Timer 0 also generates an output pulse on the TIO0 signal with a pulse width equal to the timer clock period. The pulse polarity is determined by the value of the INV bit. If the INV bit is set, the pulse polarity is high (logical 1). If the INV bit is cleared, the pulse polarity is low (logical 0).

The counter contents can be read at any time by reading the TCR.

The counter is reloaded whenever the TLR is written with a new value while the TE bit is set.

NOTE

In this mode, internal logic preserves the TIO0 value and direction for an additional 2.5 internal clock cycles after the DSP56367 hardware $\overline{\text{RESET}}$ signal is asserted. This ensures that a valid $\overline{\text{RESET}}$ signal is generated when the TIO0 signal is used to reset the DSP56367.

13.4.4.2 Watchdog Toggle (Mode 10)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	NAME	Kind	TIO0	Clock
1	0	1	0	10	Toggle	Watchdog	Output	Internal

In this mode, the timer generates an interrupt at a preset rate. Timer 0 also toggles the output on TIO0.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value on the first timer clock received from either the DSP56367 internal clock divided by two (CLK/2) or the prescaler clock output. Each subsequent timer clock increments the counter. The TIO0 signal is set to the value of the INV bit.

When the counter equals the value in the TCPR, the TCF bit in the TCSR is set, and a compare interrupt is generated if the TCIE bit is also set. If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each subsequent timer clock.

When counter overflow has occurred, the polarity of the TIO0 output pin is inverted, the TOF bit in the TCSR is set, and an overflow interrupt is generated if the TOIE bit is also set. The TIO0 polarity is determined by the INV bit.

The counter is reloaded whenever the TLR is written with a new value while the TE bit is set. This process is repeated until the timer is disabled by clearing the TE bit. The counter contents can be read at any time by reading the TCR register.

NOTE

In this mode, internal logic preserves the TIO0 value and direction for an additional 2.5 internal clock cycles after the DSP56367 hardware RESET signal is asserted. This ensures that a valid RESET signal is generated when the TIO0 signal is used to reset the DSP56367.

13.4.5 Reserved Modes

Modes 8, 11, 12, 13, 14, and 15 are reserved.

13.4.6 Special Cases

The following special cases apply during wait and stop state.

13.4.6.1 Timer Behavior during Wait

Timer clocks are active during the execution of the WAIT instruction and timer activity is undisturbed. If a timer interrupt is generated, the DSP56367 leaves the wait state and services the interrupt.

13.4.6.2 Timer Behavior during Stop

During the execution of the STOP instruction, the timer clocks are disabled, timer activity is stopped, and the TIO0 signal is disconnected. Any external changes that happen to the TIO0 signal is ignored when the DSP56367 is the stop state. To ensure correct operation, the timers should be disabled before the DSP56367 is placed into the stop state.

13.4.7 DMA Trigger

Each timer can also be used to trigger DMA transfers. For this to occur, a DMA channel must be programmed to be triggered by a timer event. The timer issues a DMA trigger on every event in all modes of operation. The DMA channel does not have the capability to save multiple DMA triggers generated by the timer. To ensure that all DMA triggers are serviced, the user must provide for the preceding DMA trigger to be serviced before the next trigger is received by the DMA channel.



NOTES

14 Packaging

14.1 Pin-out and Package Information

This section provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in [Section 1, "DSP56367 Overview"](#) are allocated for the package. The DSP56367 is available in a 144-pin LQFP package. [Table 14-1](#) and [Table 14-2](#) show the pin/name assignments for the packages.

14.1.1 LQFP Package Description

Top view of the 144-pin LQFP package is shown in [Figure 14-1](#) with its pin-outs. The package drawing is shown in [Figure 14-2](#).




Figure 14-1 144-Pin Package


Table 14-1 Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	72	D9	113	GNDS	9	SDO0/SDO0_1	4
A1	73	D10	114	GNDS	26	SDO1/SDO1_1	5
A2	76	D11	115	HA8/HA1	32	SDO2/SDI3/SDO2_1/SDI3_1	6
A3	77	D12	116	HA9/HA2	31	SDO3/SDI2/SDO3_1/SDI2_1	7
A4	78	D13	117	HACK/HRRQ	23	SDO4/SDI1	10
A5	79	D14	118	HAD0	43	SDO4_1/SDI1_1	138
A6	82	D15	121	HAD1	42	SDO5/SDI0	11
A7	83	D16	122	HAD2	41	SDO5_1/SDI0_1	48
A8	84	D17	123	HAD3	40	SS#/HA2	2
A9	85	D18	124	HAD4	37	TA#	62
A10	88	D19	125	HAD5	36	TCK	141
A11	89	D20	128	HAD6	35	TDI	140
A12	92	D21	131	HAD7	34	TDO	139
A13	93	D22	132	HAS/HA0	33	TIO0	29
A14	94	D23	133	HCKR	17	TMS	142
A15	97	EXTAL	55	HCKT	16	VCCA	74
A16	98	FSR	13	HCS/HA10	30	VCCA	80
A17	99	FSR_1	59	HDS/HWR	21	VCCA	86
AA0	70	FST	12	HOREQ/HTRQ	24	VCCC	57
AA1	69	FST_1	50	HREQ#	3	VCCC	65
AA2	51	GNDA	75	HRW/HRD	22	VCCD	103
ACI	28	GNDA	81	MODA/IRQA#	137	VCCD	111
ADO	27	GNDA	87	MODB/IRQB#	136	VCCD	119
BB#	64	GNDA	96	MODC/IRQC#	135	VCCD	129
BG#	71	GNDC	58	MODD/IRQD#	134	VCCH	38
BR#	63	GNDC	66	MISO/SDA	144	VCCQH	20
CAS#	52	GNDD	104	MOSI/HA0	143	VCCQH	95
D0	100	GNDD	112	PCAP	46	VCCQH	49
D1	101	GNDD	120	PINIT/NMI#	61	VCCQL	18
D2	102	GNDD	130	RD#	68	VCCQL	56
D3	105	GNDH	39	RESET#	44	VCCQL	91
D4	106	GNDP	47	SCK/SCL	1	VCCQL	126
D5	107	GNDQ	19	SCKR	15	VCCP	45
D6	108	GNDQ	54	SCKR_1	60	VCCS	8
D7	109	GNDQ	90	SCKT	14	VCCS	25
D8	110	GNDQ	127	SCKT_1	53	WR#	67

Table 14-2 Signal Identification by Pin Number



Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	SCK/SCL	37	HAD4	73	A1	109	D7
2	SS#/HA2	38	VCCH	74	VCCA	110	D8
3	HREQ#	39	GNDH	75	GND A	111	VCCD
4	SDO0/SDO0_1	40	HAD3	76	A2	112	GNDD
5	SDO1/SDO1_1	41	HAD2	77	A3	113	D9
6	SDO2/SDI3/SDO2_1/SDI3_1	42	HAD1	78	A4	114	D10
7	SDO3/SDI2/SDO3_1/SDI2_1	43	HAD0	79	A5	115	D11
8	VCCS	44	RESET#	80	VCCA	116	D12
9	GNDS	45	VCCP	81	GND A	117	D13
10	SDO4/SDI1	46	PCAP	82	A6	118	D14
11	SDO5/SDI0	47	GNDP	83	A7	119	VCCD
12	FST	48	SDO5_1/SDI0_1	84	A8	120	GNDD
13	FSR	49	VCCQH	85	A9	121	D15
14	SCKT	50	FST_1	86	VCCA	122	D16
15	SCKR	51	AA2	87	GND A	123	D17
16	HCKT	52	CAS#	88	A10	124	D18
17	HCKR	53	SCKT_1	89	A11	125	D19
18	VCCQL	54	GNDQ	90	GNDQ	126	VCCQL
19	GNDQ	55	EXTAL	91	VCCQL	127	GNDQ
20	VCCQH	56	VCCQL	92	A12	128	D20
21	HDS/HWR	57	VCCC	93	A13	129	VCCD
22	HRW/HRD	58	GNDC	94	A14	130	GNDD
23	HACK/HRRQ	59	FSR_1	95	VCCQH	131	D21
24	HOREQ/HTRQ	60	SCKR_1	96	GND A	132	D22
25	VCCS	61	PINIT/NMI#	97	A15	133	D23
26	GNDS	62	TA#	98	A16	134	MODD/IRQD#
27	ADO	63	BR#	99	A17	135	MODC/IRQC#
28	ACI	64	BB#	100	D0	136	MODB/IRQB#
29	TIO0	65	VCCC	101	D1	137	MODA/IRQA#
30	HCS/HA10	66	GNDC	102	D2	138	SDO4_1/SDI1_1
31	HA9/HA2	67	WR#	103	VCCD	139	TDO
32	HA8/HA1	68	RD#	104	GNDD	140	TDI
33	HAS/HA0	69	AA1	105	D3	141	TCK
34	HAD7	70	AA0	106	D4	142	TMS
35	HAD6	71	BG#	107	D5	143	MOSI/HA0
36	HAD5	72	A0	108	D6	144	MISO/SDA

14.1.2 LQFP Package Mechanical Drawing



TITLE: 144 LEAD LQFP 20 X 20, 0.5 PITCH, 1.4 THICK	CASE NUMBER: 918-03	
	STANDARD: Freescale Semiconductor Inc.	
	PACKAGE CODE: 8259	SHEET: 1 OF 3

Figure 14-2 DSP56367 144-pin LQFP Package (1 of 3)



TITLE: 144 LEAD LQFP 20 X 20, 0.5 PITCH, 1.4 THICK	CASE NUMBER: 918-03	
	STANDARD: Freescale Semiconductor Inc.	
	PACKAGE CODE: 8259	SHEET: 2 OF 3

Figure 14-3 DSP56367 144-pin LQFP Package (2 of 3)

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DATUMS B, C AND D TO BE DETERMINED AT DATUM PLANE H.
4. THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE SIZE BY A MAXIMUM OF 0.1 mm.
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
6. DIMENSION b DOES NOT INCLUDE DAM BAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL BE 0.07 MM.
7. DIMENSIONS D AND E ARE DETERMINED AT THE SEATING PLANE, DATUM A.

DIM	MIN	MAX	DIM	MIN	MAX	DIM	MIN	MAX
A	-	-	1.6	L1	-	1 REF	-	-
A1	0.05	-	0.15	L2	-	0.5 REF	-	-
A2	1.35	-	1.45	R1	0.13	-	0.2	-
b	0.17	-	0.27	R2	0.13	-	-	-
b1	0.17	-	0.23	S	-	0.25 REF	-	-
c	0.09	-	0.20	θ	0°	-	7°	-
c1	0.09	-	0.16	θ1	0°	-	-	-
D	-	22 BSC	-	θ2	-	12° REF	-	-
D1	-	20 BSC	-	-	-	-	-	-
e	-	0.5 BSC	-	-	-	-	-	-
E	-	22 BSC	-	-	-	-	-	-
E1	-	20 BSC	-	-	-	-	-	-
L	0.45	-	0.75	-	-	-	-	-

TITLE: 144 LEAD LQFP 20 X 20, 0.5 PITCH, 1.4 THICK	CASE NUMBER: 918-03	
	STANDARD: Freescale Semiconductor Inc.	
	PACKAGE CODE: 8259	SHEET: 3 OF 3

Figure 14-4 DSP56367 144-pin LQFP Package (3 of 3)



Appendix A Bootstrap ROM Contents

A.1 DSP56367 Bootstrap Program

```

; BOOTSTRAP CODE FOR DSP56367 Rev. 0 silicon
; (C) Copyright 1999, 2000, 2001 Freescale Inc.
;
;
; Revision 0.0 1999/JAN/26 - Modified from 56362_RevA_regular_boot_rev01.asm:
;                               - Change the length of xram and the length of yram
;                               in burn-in code
;                               - Change the address of the reserved area in the
;                               Program ROM to $FFAF80 - $FFAFFF
;
; Revision 0.1 1999/MAR/29 - Enabled 100ns I2C filter in bootstrap
;                               mode 0110.
;                               - Added 5 NOP instructions after OnCE enable.
;
; This is the Bootstrap program contained in the DSP56367 192-word Boot
; ROM. This program can load any program RAM segment from an external
; EPROM, from the Host Interface or from the SHI serial interface.
;
;
;/////////////////////////////////////////
; If MD:MC:MB:MA=x000, then the Boot ROM is bypassed and the DSP56367
; will start fetching instructions beginning with address $C00000 (MD=0)
; or $008000 (MD=1) assuming that an external memory of SRAM type is
; used. The accesses will be performed using 31 wait states with no
; address attributes selected (default area).
;
;
;/////////////////////////////////////////
; If MD:MC:MB:MA=0001, then it loads a program RAM segment from consecutive
; byte-wide P memory locations, starting at P:$D00000 (bits 7-0).
; The memory is selected by the Address Attribute AA1 and is accessed with
; 31 wait states.
; The EPROM bootstrap code expects to read 3 bytes
; specifying the number of program words, 3 bytes specifying the address
; to start loading the program words and then 3 bytes for each program
; word to be loaded. The number of words, the starting address and the
; program words are read least significant byte first followed by the
; mid and then by the most significant byte.
; The program words will be condensed into 24-bit words and stored in
; contiguous PRAM memory locations starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
;
;
;/////////////////////////////////////////

```

DSP56367 Bootstrap Program

```

; If MD:MC:MB:MA=0010, then the bootstrap code jumps to the internal
; Program ROM, without loading the Program RAM.
;
;
;
; Operation mode MD:MC:MB:MA=0011 is reserved.
;
;
;
; If MD:MC:MB:MA=01xx, then the Program RAM is loaded from the SHI.
;
;
;
; Operation mode MD:MC:MB:MA=1001 is used for burn-in testing.
;
;
; Operation mode MD:MC:MB:MA=1010 is reserved
; Operation mode MD:MC:MB:MA=1011 is reserved
;
;
;
; If MD:MC:MB:MA=1100, then it loads the program RAM from the Host
; Interface programmed to operate in the ISA mode.
; The HOST ISA bootstrap code expects to read a 24-bit word
; specifying the number of program words, a 24-bit word specifying the address
; to start loading the program words and then a 24-bit word for each program
; word to be loaded. The program words will be stored in
; contiguous PRAM memory locations starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by
; setting the Host Flag 0 (HF0). This will start execution of the loaded
; program from the specified starting address.
;
;
;
; If MD:MC:MB:MA=1101, then it loads the program RAM from the Host
; Interface programmed to operate in the HC11 non multiplexed mode.
;
; The HOST HC11 bootstrap code expects to read a 24-bit word
; specifying the number of program words, a 24-bit word specifying the address
; to start loading the program words and then a 24-bit word for each program
; word to be loaded. The program words will be stored in
; contiguous PRAM memory locations starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by
; setting the Host Flag 0 (HF0). This will start execution of the loaded
; program from the specified starting address.
;
;
;
; If MD:MC:MB:MA=1110, then it loads the program RAM from the Host
; Interface programmed to operate in the 8051 multiplexed bus mode,
; in double-strob pin configuration.

```

```

; The HOST 8051 bootstrap code expects accesses that are byte wide.
; The HOST 8051 bootstrap code expects to read 3 bytes forming a 24-bit word
; specifying the number of program words, 3 bytes forming a 24-bit word
; specifying the address to start loading the program words and then 3 bytes
; forming 24-bit words for each program word to be loaded.
; The program words will be stored in contiguous PRAM memory locations
; starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by setting the
; Host Flag 0 (HF0). This will start execution of the loaded program from
; the specified starting address.
;
; The base address of the HDI08 in multiplexed mode is 0x80 and is not
; modified by the bootstrap code. All the address lines are enabled
; and should be connected accordingly.
;
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
; If MD:MC:MB:MA=1111, then it loads the program RAM from the Host
; Interface programmed to operate in the MC68302 (IMP) bus mode,
; in single-strob pin configuration.
; The HOST MC68302 bootstrap code expects accesses that are byte wide.
; The HOST MC68302 bootstrap code expects to read 3 bytes forming a 24-bit word
; specifying the number of program words, 3 bytes forming a 24-bit word
; specifying the address to start loading the program words and then 3 bytes
; forming 24-bit words for each program word to be loaded.
; The program words will be stored in contiguous PRAM memory locations
; starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by setting the
; Host Flag 0 (HF0). This will start execution of the loaded program from
; the specified starting address.
;

        page    132,55,0,0,0

        opt     cex,mex,mu

;;
;::::::::::::::::::::::::::::; GENERAL EQUATES ;::::::::::::::::::::::::::::;
;;
BOOT     equ    $D00000      ; this is the location in P memory
                          ; on the external memory bus
                          ; where the external byte-wide
                          ; EPROM is located
AARV     equ    $D00409      ; AAR1 selects the EPROM as CE~
                          ; mapped as P from $D00000 to
                          ; $DFFFFFF, active low
PROMADDR equ    $FF1000      ; Starting PROM address

MA       EQU     0
MB       EQU     1
MC       EQU     2
MD       EQU     3

```

DSP56367 Bootstrap Program

```

;;
;;;;;;;;;;;;;;;;;;;;;;;;; DSP I/O REGISTERS ;;;;;;;;;;;;;;;;;;;;;;;;;;
;;

M_AAR1 EQU    $FFFFFF8      ; Address Attribute Register 1

M_OGDB EQU    $FFFFFFC      ; OnCE GDB Register

M_HPCR EQU    $FFFFC4       ; Host Polarity Control Register
M_HSR  EQU    $FFFFC3       ; Host Status Register
M_HORX EQU    $FFFFC6       ; Host Receive Register
HRDF   EQU    $0            ; Host Receive Data Full
HF0    EQU    $3            ; Host Flag 0
HEN    EQU    $6            ; Host Enable

M_HRX  EQU    $FFFF94       ; SHI Receive FIFO
M_HCSR EQU    $FFFF91       ; SHI Control/Status Register
M_HCKR EQU    $FFFF90       ; SHI Clock Control Register
HRNE   EQU    17           ; SHI FIFO Not Empty flag
HI2C   EQU    1            ; SHI I2C Enable Control Bit
HCKFR  EQU    4            ; SHI I2C Clock Freeze Control Bit
HFMO   EQU    12           ; SHI I2C Filter Mode Bit 0
HFML   EQU    13           ; SHI I2C Filter Mode Bit 1

ORG PL:$ff0000,PL:$ff0000 ; bootstrap code starts at $ff0000

START
  movep #$0,X:M_OGDB      ; enable OnCE
  nop                     ; 5 NOP instructions, needed for test procedure
  nop
  nop
  nop
  nop
  nop
  clr a #$0,r5            ; clear a and init R5 with 0
  jset #MD,omr,OMR1XXX    ; If MD:MC:MB:MA=1xxx go to OMR1XXX
  jset #MC,omr,SHILD      ; If MD:MC:MB:MA=01xx, go load from SHI
  jclr #MB,omr,EPROMLD    ; If MD:MC:MB:MA=0001, go load from EPROM
  jset #MA,omr,RESERVED   ; If MD:MC:MB:MA=0011, go to RESERVED

;=====
; This is the routine that jumps to the internal Program ROM.
; MD:MC:MB:MA=0010

  move #PROMADDR,r1      ; store starting PROM address in r1

  bra    <FINISH

;=====
; This is the routine that loads from SHI.
; MD:MC:MB:MA=0100 - reserved for SHI
; MD:MC:MB:MA=0101 - Bootstrap from SHI (SPI slave)
; MD:MC:MB:MA=0110 - Bootstrap from SHI (I2C slave, HCKFR=1,100ns filter)
; MD:MC:MB:MA=0111 - Bootstrap from SHI (I2C slave, HCKFR=0)

```



```

SHILD

; This is the routine which loads a program through the SHI port.
; The SHI operates in the slave
; mode, with the 10-word FIFO enabled, and with the HREQ pin enabled for
; receive operation. The word size for transfer is 24 bits. The SHI
; operates in the SPI or in the I2C mode, according to the bootstrap mode.
;
; The program is downloaded according to the following rules:
; 1) 3 bytes - Define the program length.
; 2) 3 bytes - Define the address to which to start loading the program to.
; 3) 3n bytes (while n is the program length defined by the first 3 bytes)
; The program words will be stored in contiguous PRAM memory locations starting
; at the specified starting address.
; After storing the program words, program execution starts from the same
; address where loading started.

        move    #$A9,r1            ; prepare SHI control value in r1

; HEN=1, HI2C=0, HM1-HM0=10, HCKFR=0, HFIFO=1, HMST=0,
; HRQE1-HRQE0=01, HIDLE=0, HBIE=0, HTIE=0, HRIE1-HRIE0=00

        jclr    #MA,omr,SHI_CF     ; If MD:MC:MB:MA=01x0, go to SHI clock freeze
        jclr    #MB,omr,shi_loop   ; If MD:MC:MB:MA=0101, select SPI mode
        bset    #HI2C,r1           ; otherwise select I2C mode.

shi_loop    movep   r1,x:M_HCSR      ; enable SHI

        jclr    #HRNE,x:M_HCSR,*    ; wait for no. of words
        movep   x:M_HRX,a0

        jclr    #HRNE,x:M_HCSR,*    ; wait for starting address
        movep   x:M_HRX,r0
        move    r0,r1

        do      a0,_LOOP2
        jclr    #HRNE,x:M_HCSR,*    ; wait for HRX not empty
        movep   x:M_HRX,p:(r0)+    ; store in Program RAM
        nop     ; req. because of restriction
_LOOP2

        bra     <FINISH

SHI_CF

        bset    #HI2C,r1           ; select I2C mode.
        bset    #HCKFR,r1          ; enable clock freeze in I2C mode.
        bset    #HFMO,x:M_HCKR     ; enable 100ns noise filter
        bset    #HFMI,x:M_HCKR     ; enable 100ns noise filter
        jset    #MB,omr,shi_loop   ; If MD:MC:MB:MA=0110, go to I2C load
        bra     <RESERVED          ; If MD:MC:MB:MA=0100, go to reserved

;=====
    
```

DSP56367 Bootstrap Program

```
; This is the routine that loads from external EPROM.
; MD:MC:MB:MA=0001
```

```
EPROMLD
```

```

    move #BOOT,r2           ; r2 = address of external EPROM
    movep #AARV,X:M_AAR1   ; aar1 configured for SRAM types of access
    do #6,_LOOP9           ; read number of words and starting address
    movem p:(r2)+,a2       ; Get the 8 LSB from ext. P mem.
    asr #8,a,a             ; Shift 8 bit data into A1
_LOOP9                      ;
    move a1,r0              ; starting address for load
    move a1,r1              ; save it in r1
                            ; a0 holds the number of words
    do a0,_LOOP10          ; read program words
    do #3,_LOOP11          ; Each instruction has 3 bytes
    movem p:(r2)+,a2       ; Get the 8 LSB from ext. P mem.
    asr #8,a,a             ; Shift 8 bit data into A1
_LOOP11                     ; Go get another byte.
    movem a1,p:(r0)+       ; Store 24-bit result in P mem.
    nop                    ; pipeline delay
_LOOP10                     ; and go get another 24-bit word.
                            ; Boot from EPROM done

    bra    <FINISH
```

```
OMR1XXX
```

```

    jclr #MC,omr,BURN_RESER ; IF MD:MC:MB:MA=101x, go to RESERVED
                            ; IF MD:MC:MB:MA=1001, go to BURN
    jclr #MB,omr,OMR1ISO    ; IF MD:MC:MB:MA=110x, go to look for ISA/HC11
    jclr #MA,omr,I8051HOSTLD ; If MD:MC:MB:MA=1110, go load from 8051 Host
                            ; If MD:MC:MB:MA=1111, go load from MC68302 Host
```

```
;=====
; This is the routine which loads a program through the HDI08 host port
; The program is downloaded from the host MCU with the following rules:
; 1) 3 bytes - Define the program length.
; 2) 3 bytes - Define the address to which to start loading the program to.
; 3) 3n bytes (while n is the program length defined by the 3 first bytes)
; The program words will be stored in contiguous PRAM memory locations starting
; at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The host MCU may terminate the loading process by setting the HF1=0 and HF0=1.
; When the downloading is terminated, the program will start execution of the
; loaded program from the specified starting address.
; The HDI08 boot ROM program enables the following busses to download programs
; through the HDI08 port:
;
; C - ISA          - Dual strobes non-multiplexed bus with negative strobe
;                  pulses dual positive request
;
; D - HC11         - Single strobe non-multiplexed bus with positive strobe
```

```

;           pulse single negative request.
; E - i8051   - Dual strobes multiplexed bus with negative strobe pulses
;           dual negative request.
; F - MC68302 - Single strobe non-multiplexed bus with negative strobe
;           pulse single negative request.
;=====

```

MC68302HOSTLD

```

movep    #%0000000000111000,x:M_HPCR

```

```

; Configure the following conditions:
; HAP   = 0 Negative host acknowledge
; HRP   = 0 Negative host request
; HCSP  = 0 Negatice chip select input
; HDDS  = 0 Single strobe bus (R/W~ and DS)
; HMUX  = 0 Non multiplexed bus
; HASP  = 0 (address strobe polarity has no
;           meaning in non-multiplexed bus)
; HDSP  = 0 Negative data stobes polarity
; HROD  = 0 Host request is active when enabled
; spare = 0 This bit should be set to 0 for
;           future compatability
; HEN   = 0 When the HPCR register is modified
;           HEN should be cleared
; HAEN  = 1 Host acknowledge is enabled
; HREN  = 1 Host requests are enabled
; HCSEN = 1 Host chip select input enabled
; HA9EN = 0 (address 9 enable bit has no
;           meaning in non-multiplexed bus)
; HA8EN = 0 (address 8 enable bit has no
;           meaning in non-multiplexed bus)
; HGEN  = 0 Host GPIO pins are disabled

```

```

bra      <HDI08CONT

```

OMR1IS0

```

jset #MA,omr,HC11HOSTLD ; If MD:MC:MB:MA=1101, go load from HC11 Host
; If MD:MC:MB:MA=1100, go load from ISA HOST

```

ISAHOSTLD

```

movep    #%0101000000011000,x:M_HPCR

```

```

; Configure the following conditions:
; HAP   = 0 Negative host acknowledge
; HRP   = 1 Positive host request
; HCSP  = 0 Negatice chip select input
; HDDS  = 1 Dual strobes bus (RD and WR)
; HMUX  = 0 Non multiplexed bus
; HASP  = 0 (address strobe polarity has no
;           meaning in non-multiplexed bus)
; HDSP  = 0 Negative data stobes polarity
; HROD  = 0 Host request is active when enabled

```

```

; spare = 0 This bit should be set to 0 for
;         future compatability
; HEN    = 0 When the HPCR register is modified
;         HEN should be cleared
; HAEN   = 0 Host acknowledge is disabled
; HREN   = 1 Host requests are enabled
; HCSEN  = 1 Host chip select input enabled
; HA9EN  = 0 (address 9 enable bit has no
;           meaning in non-multiplexed bus)
; HA8EN  = 0 (address 8 enable bit has no
;           meaning non-multiplexed bus)
; HGEN   = 0 Host GPIO pins are disabled

bra      <HDI08CONT

HC11HOSTLD

movep    #%0000001000011000,x:M_HPCR

; Configure the following conditions:
; HAP    = 0 Negative host acknowledge
; HRP    = 0 Negative host request
; HCSP   = 0 Negatice chip select input
; HDDS   = 0 Single strobe bus (R/W~ and DS)
; HMUX   = 0 Non multiplexed bus
; HASP   = 0 (address strobe polarity has no
;           meaning in non-multiplexed bus)
; HDSP   = 1 Negative data stobes polarity
; HROD   = 0 Host request is active when enabled
; spare  = 0 This bit should be set to 0 for
;         future compatability
; HEN    = 0 When the HPCR register is modified
;         HEN should be cleared
; HAEN   = 0 Host acknowledge is disabled
; HREN   = 1 Host requests are enabled
; HCSEN  = 1 Host chip select input enabled
; HA9EN  = 0 (address 9 enable bit has no
;           meaning in non-multiplexed bus)
; HA8EN  = 0 (address 8 enable bit has no
;           meaning in non-multiplexed bus)
; HGEN   = 0 Host GPIO pins are disabled

bra      <HDI08CONT

I8051HOSTLD

movep    #%0001110000011110,x:M_HPCR

; Configure the following conditions:
; HAP    = 0 Negative host acknowledge
; HRP    = 0 Negatice host request
; HCSP   = 0 Negatice chip select input
; HDDS   = 1 Dual stobes bus (RD and WR)
; HMUX   = 1 Multiplexed bus
; HASP   = 1 Positive address strobe polarity

```

```

; HDSP = 0 Negative data stobes polarity
; HROD = 0 Host request is active when enabled
; spare = 0 This bit should be set to 0 for
;         future compatability
; HEN   = 0 When the HPCR register is modified
;         HEN should be cleared
; HAEN  = 0 Host acknowledge is disabled
; HREN  = 1 Host requests are enabled
; HCSEN = 1 Host chip select input enabled
; HA9EN = 1 Enable address 9 input
; HA8EN = 1 Enable address 8 input
; HGEN  = 0 Host GPIO pins are disabled

```

HDI08CONT

```

bset   #HEN,x:M_HPCR           ; Enable the HDI08 to operate as host
                                           ; interface (set HEN=1)
jclr   #HRDF,x:M_HSR,*        ; wait for the program length to be
                                           ; written

movep  x:M_HORX,a0

jclr   #HRDF,x:M_HSR,*        ; wait for the program starting address
                                           ; to be written

movep  x:M_HORX,r0
move   r0,r1

do     a0,HDI08LOOP           ; set a loop with the downloaded length

```

HDI08LL

```

jset   #HRDF,x:M_HSR,HDI08NW  ; If new word was loaded then jump to
                                           ; read that word
jclr   #HF0,x:M_HSR,HDI08LL   ; If HF0=0 then continue with the
                                           ; downloading
enddo   ; Must terminate the do loop

bra    <HDI08LOOP

```

HDI08NW

```

movep  x:M_HORX,p:(r0)+       ; Move the new word into its destination
                                           ; location in the program RAM
nop                                          ; pipeline delay

```

HDI08LOOP

```

;=====
; This is the exit handler that returns execution to normal
; expanded mode and jumps to the RESET vector.

```

FINISH

```

andi  #$0,ccr                ; Clear CCR as if RESET to 0.

```

DSP56367 Bootstrap Program

```

        jmp (r1)                ; Then go to starting Prog addr.

;=====
; MD:MC:MB:MA=1001 is used for Burn-in code

BURN_RESER

        jclr #MB,omr,BURN      ; IF MD:MC:MB:MA=1001, go to BURN

;=====
; The following modes are reserved, some of which are used for internal testing
; MD:MC:MB:MA=0011 is reserved
; MD:MC:MB:MA=1010 is reserved
; MD:MC:MB:MA=1011 is reserved

RESERVED

        bra    <*

;=====
; Code for burn-in
;=====

M_PCRC EQU    $FFFFBF        ;; Port C GPIO Control Register
M_PDRC EQU    $FFFFBD        ;; Port C GPIO Data Register
M_PPRC EQU    $FFFFBE        ;; Port C Direction Register
SCKT   EQU    $3              ;; SCKT is GPIO bit #3 in ESAI (Port C)

EQUALDATA equ    0           ;; 1 if xram and yram are of equal
                                ;; size and addresses, 0 otherwise.

        if    (EQUALDATA)
start_dram equ    0           ;;
length_dram equ    $1600      ;; same addresses
        else
start_xram equ    0           ;; 13k XRAM
length_xram equ    $3400
start_yram equ    0           ;; 7k YRAM
length_yram equ    $1c00
        endif

start_pram equ    0           ;; 3k PRAM
length_pram equ    $C00

BURN

        ;; get PATTERN pointer
        clr b    #PATTERNS,r6    ;; b is the error accumulator
        move    #<(NUM_PATTERNS-1),m6    ;; program runs forever in
                                ;; cyclic form

        ;; configure SCKT as gpio output.
        movep   b,x:M_PDRC        ;; clear GPIO data register
        bclr    #SCKT,x:M_PCRC    ;; Define SCKT as output GPIO pin

```

```

    bset      #SCKT,x:M_PRRC          ;; SCKT toggles means test pass

    lua      (r5)-,r7                ;; r5 = test fail flag = $000000
    lua      (r7),r7                 ;; r7 = test pass flag = $FFFFFF

burnin_loop
    do #9,burn1
    ;;-----
    ;; test RAM
    ;; each pass checks 1 pattern
    ;;-----
    move     p:(r6)+,x1              ;; pattern for x memory
    move     p:(r6)+,x0              ;; pattern for y memory
    move     p:(r6)+,y0              ;; pattern for p memory

    ;; write pattern to all memory locations

    if      (EQUALDATA)              ;; x/y ram symmetrical
    ;; write x and y memory
    clr a    #start_dram,r0          ;; start of x/y ram
    move     #>length_dram,n0        ;; length of x/y ram
    rep      n0
    mac x0,x1,a x,l:(r0)+           ;; exercise mac, write x/y ram

    else
    ;; x/y ram not symmetrical

    ;; write x memory
    clr a    #start_xram,r0          ;; start of xram
    move     #>length_xram,n0        ;; length of xram
    rep      n0
    mac x0,y0,a x1,x:(r0)+         ;; exercise mac, write xram

    ;; write y memory
    clr a    #start_yram,r1          ;; start of yram
    move     #>length_yram,n1        ;; length of yram
    rep      n1
    mac x1,y0,a x0,y:(r1)+         ;; exercise mac, write yram

    endif

    ;; write p memory
    clr a    #start_pram,r2          ;; start of pram
    move     #>length_pram,n2        ;; length of pram
    rep      n2
    move     y0,p:(r2)+             ;; write pram

    ;; check memory contents

    if      (EQUALDATA)              ;; x/y ram symmetrical

    ;; check dram
    clr a    #start_dram,r0          ;; restore pointer, clear a
    do      n0,_loopd
    move     x:(r0),a1              ;; a0=a2=0
    eor     x1,a

```

DSP56367 Bootstrap Program

```

        add    a,b                ;; accumulate error in b
        move   y:(r0)+,a1         ;; a0=a2=0
        eor    x0,a
        add    a,b                ;; accumulate error in b
_loopd
        else                                ;; x/y ram not symmetrical

        ;; check xram
        clr a   #start_xram,r0     ;; restore pointer, clear a
        do     n0,_loopx
        move   x:(r0)+,a1         ;; a0=a2=0
        eor    x1,a
        add    a,b                ;; accumulate error in b
_loopx

        ;; check yram
        clr a   #start_yram,r1     ;; restore pointer, clear a
        do     n1,_loopy
        move   y:(r1)+,a1         ;; a0=a2=0
        eor    x0,a
        add    a,b                ;; accumulate error in b
_loopy

        endif

        ;; check pram
        clr a   #start_pram,r2     ;; restore pointer, clear a
        do     n2,_loopp
        move   p:(r2)+,a1         ;; a0=a2=0
        eor    y0,a
        add    a,b                ;; accumulate error in b
_loopp

        ;;-----
        ;; toggle pin if no errors, stop execution otherwise.
        ;;-----
        ;; if error
        tne    r5,r7                ;; r7=$FFFFFFF as long as test pass
                                           ;; condition codes preserved
                                           ;; this instr can be removed in case of shortage
        movep  r7,x:M_OGDB         ;; write pass/fail flag to OnCE
                                           ;; condition codes preserved
                                           ;; this instr can be removed in case of shortage

        beq    labell
        bclr   #SCKT,x:M_PDRC     ;; clear SCKT if error,
        enddo                       ;; terminate the loop normally
                                           ;; this instr can be removed in case of shortage

        bra    <burn1             ;; and stop execution

labell
        bchg   #SCKT,x:M_PDRC     ;; toggle pin and keep on looping

burn1
                                           ;; test completion
        debug
                                           ;; enter debug mode if OnCE port enabled
                                           ;; this instr can be removed in case of shortage
        wait
                                           ;; enter wait otherwise (OnCE port disabled)

```


BURN_END

```

                ORG PL:,PL:
PATTERNS      dsm      4                ;; align for correct modulo addressing

                ORG   PL:BURN_END,PL:BURN_END

                dup  PATTERNS-*          ; write address in unused Boot ROM location
                dc   *
                endm

                ORG   PL:PATTERNS,PL:PATTERNS ;; Each value is written to all memories

                dc   $555555
                dc   $AAAAAA
                dc   $333333
                dc   $F0F0F0

NUM_PATTERNS  equ     *-PATTERNS
    
```

```

;=====
; This code fills the unused bootstrap rom locations with their address

                dup  $FF00C0-*
                dc   *
                endm
    
```

```

;=====
; Reserved Area in the Program ROM: upper 128 words.
; Address range: $FFAF80 - $FFAFFF
;=====
    
```

```

                ORG PL:$FFAF80,PL:$FFAF80

; This code fills the unused rom locations with their address

                dup  $FFB000-$14-*
                dc   *
                endm

; Code segment for testing of ROM Patch
; This code segment is located in the uppermost addresses of the Program ROM

                ORG PL:$FFB000-$14,PL:$FFB000-$14

                move  #$80000,r0
    
```

DSP56367 Bootstrap Program

```
move    #$0,x0
move    x0,x:(r0)+
move    #$1,x0
move    x0,x:(r0)+
move    #$2,x0
move    x0,x:(r0)+
move    #$3,x0
move    x0,x:(r0)+
move    #$4,x0
move    x0,x:(r0)+
move    #$5,x0
move    x0,x:(r0)+
move    #$6,x0
move    x0,x:(r0)+
move    #$7,x0
move    x0,x:(r0)+
move    #$8,x0
move    x0,x:(r0)+

end
```

Appendix B Equates

```

;*****
;
;   EQUATES for DSP56367 interrupts
;
;   Last update: April 24, 2000
;
;*****

page    132,55,0,0,0

opt     mex

integu  ident    1,0

if      @DEF(I_VEC)

;leave user definition as is.

else

I_VEC   equ      $0

endif

;-----
; Non-Maskable interrupts
;-----

I_RESET EQU  I_VEC+$00   ; Hardware RESET

I_STACK EQU  I_VEC+$02   ; Stack Error

I_ILL   EQU  I_VEC+$04   ; Illegal Instruction

I_IINST EQU  I_VEC+$04   ; Illegal Instruction

I_DBG   EQU  I_VEC+$06   ; Debug Request

I_TRAP  EQU  I_VEC+$08   ; Trap

I_NMI   EQU  I_VEC+$0A   ; Non Maskable Interrupt

```

```

;-----
; Interrupt Request Pins
;-----
I_IRQA EQU I_VEC+$10 ; IRQA
I_IRQB EQU I_VEC+$12 ; IRQB
I_IRQC EQU I_VEC+$14 ; IRQC
I_IRQD EQU I_VEC+$16 ; IRQD
;-----
; DMA Interrupts
;-----
I_DMA0 EQU I_VEC+$18 ; DMA Channel 0
I_DMA1 EQU I_VEC+$1A ; DMA Channel 1
I_DMA2 EQU I_VEC+$1C ; DMA Channel 2
I_DMA3 EQU I_VEC+$1E ; DMA Channel 3
I_DMA4 EQU I_VEC+$20 ; DMA Channel 4
I_DMA5 EQU I_VEC+$22 ; DMA Channel 5
;-----
; DAX Interrupts
;-----
I_DAXTUE EQU I_VEC+$28 ; DAX Underrun Error
I_DAXBLK EQU I_VEC+$2A ; DAX Block Transferred
I_DAXTD EQU I_VEC+$2E ; DAX Audio Data Empty
;-----
; ESAI Interrupts
;-----
I_ESAIRD EQU I_VEC+$30 ; ESAI Receive Data
I_ESAIREQ EQU I_VEC+$32 ; ESAI Receive Even Data
I_ESAIRDE EQU I_VEC+$34 ; ESAI Receive Data With Exception Status

```

```

I_ESAIRLS EQU I_VEC+$36 ; ESAI Receive Last Slot
I_ESAITD EQU I_VEC+$38 ; ESAI Transmit Data
I_ESAITED EQU I_VEC+$3A ; ESAI Transmit Even Data
I_ESAITDE EQU I_VEC+$3C ; ESAI Transmit Data With Exception Status
I_ESAITLS EQU I_VEC+$3E ; ESAI Transmit Last Slot

```

; SHI Interrupts

```

I_SHITD EQU I_VEC+$40 ; SHI Transmit Data
I_SHITUE EQU I_VEC+$42 ; SHI Transmit Underrun Error
I_SHIRNE EQU I_VEC+$44 ; SHI Receive FIFO Not Empty
I_SHIRFF EQU I_VEC+$48 ; SHI Receive FIFO Full
I_SHIROE EQU I_VEC+$4A ; SHI Receive Overrun Error
I_SHIBER EQU I_VEC+$4C ; SHI Bus Error

```

; Timer Interrupts

```

I_TIM0C EQU I_VEC+$54 ; TIMER 0 compare
I_TIM0OF EQU I_VEC+$56 ; TIMER 0 overflow
I_TIM1C EQU I_VEC+$58 ; TIMER 1 compare
I_TIM1OF EQU I_VEC+$5A ; TIMER 1 overflow
I_TIM2C EQU I_VEC+$5C ; TIMER 2 compare
I_TIM2OF EQU I_VEC+$5E ; TIMER 2 overflow

```

; HDI08 Interrupts

```

I_HI08RX EQU I_VEC+$60 ; Host Receive Data Full

```

```

I_HI08TX EQU I_VEC+$62 ; Host Transmit Data Empty
I_HI08CM EQU I_VEC+$64 ; Host Command (Default)
;-----
; ESAI_1 Interrupts
;-----
I_ESAI1RD EQU I_VEC+$70 ; ESAI_1 Receive Data
I_ESAI1RED EQU I_VEC+$72 ; ESAI_1 Receive Even Data
I_ESAI1RDE EQU I_VEC+$74 ; ESAI_1 Receive Data With Exception Status
I_ESAI1RLS EQU I_VEC+$76 ; ESAI_1 Receive Last Slot
I_ESAI1TD EQU I_VEC+$78 ; ESAI_1 Transmit Data
I_ESAI1TED EQU I_VEC+$7A ; ESAI_1 Transmit Even Data
I_ESAI1TDE EQU I_VEC+$7C ; ESAI_1 Transmit Data With Exception Status
I_ESAI1TLS EQU I_VEC+$7E ; ESAI_1 Transmit Last Slot
;-----
; INTERRUPT ENDING ADDRESS
;-----
I_INTEND EQU I_VEC+$FF ; last address of interrupt vector space
;----- end of intequ.asm -----
;*****

; EQUATES for DSP56367 I/O registers and ports
; Last update: April 24, 2000
;
;*****

page 132,55,0,0,0
opt mex
ioequ ident 1,0
;-----

```

```

;
;      EQUATES for I/O Port Programming
;
;-----
;      Register Addresses
M_HDR    EQU    $FFFFC9      ; Host port GPIO data Register
M_HDDR   EQU    $FFFFC8      ; Host port GPIO direction Register
M_PCRC   EQU    $FFFFBF      ; Port C Control Register
M_PPRC   EQU    $FFFFBE      ; Port C Direction Register
M_PDRC   EQU    $FFFFBD      ; Port C GPIO Data Register
M_PCRD   EQU    $FFFFD7      ; Port D Control register
M_PPRD   EQU    $FFFFD6      ; Port D Direction Data Register
M_PDRD   EQU    $FFFFD5      ; Port D GPIO Data Register
M_PCRE   EQU    $FFFFD7      ; Port E Control register
M_PPRE   EQU    $FFFFD6      ; Port E Direction Data Register
M_PDRE   EQU    $FFFFD5      ; Port E GPIO Data Register
M_OGDB   EQU    $FFFFFC      ; OnCE GDB Register
;-----
;
;      EQUATES for Exception Processing
;
;-----
;      Register Addresses
M_IPRC   EQU    $FFFFFF      ; Interrupt Priority Register Core
M_IPRP   EQU    $FFFFFE      ; Interrupt Priority Register Peripheral
;      Interrupt Priority Register Core (IPRC)
M_IAL    EQU    $7           ; IRQA Mode Mask
M_IAL0   EQU    0           ; IRQA Mode Interrupt Priority Level (low)

```

M_IAL1	EQU	1	; IRQA Mode Interrupt Priority Level (high)
M_IAL2	EQU	2	; IRQA Mode Trigger Mode
M_IBL	EQU	\$38	; IRQB Mode Mask
M_IBL0	EQU	3	; IRQB Mode Interrupt Priority Level (low)
M_IBL1	EQU	4	; IRQB Mode Interrupt Priority Level (high)
M_IBL2	EQU	5	; IRQB Mode Trigger Mode
M_ICL	EQU	\$1C0	; IRQC Mode Mask
M_ICL0	EQU	6	; IRQC Mode Interrupt Priority Level (low)
M_ICL1	EQU	7	; IRQC Mode Interrupt Priority Level (high)
M_ICL2	EQU	8	; IRQC Mode Trigger Mode
M_IDL	EQU	\$E00	; IRQD Mode Mask
M_IDL0	EQU	9	; IRQD Mode Interrupt Priority Level (low)
M_IDL1	EQU	10	; IRQD Mode Interrupt Priority Level (high)
M_IDL2	EQU	11	; IRQD Mode Trigger Mode
M_D0L	EQU	\$3000	; DMA0 Interrupt priority Level Mask
M_D0L0	EQU	12	; DMA0 Interrupt Priority Level (low)
M_D0L1	EQU	13	; DMA0 Interrupt Priority Level (high)
M_D1L	EQU	\$C000	; DMA1 Interrupt Priority Level Mask
M_D1L0	EQU	14	; DMA1 Interrupt Priority Level (low)
M_D1L1	EQU	15	; DMA1 Interrupt Priority Level (high)
M_D2L	EQU	\$30000	; DMA2 Interrupt priority Level Mask
M_D2L0	EQU	16	; DMA2 Interrupt Priority Level (low)
M_D2L1	EQU	17	; DMA2 Interrupt Priority Level (high)
M_D3L	EQU	\$C0000	; DMA3 Interrupt Priority Level Mask
M_D3L0	EQU	18	; DMA3 Interrupt Priority Level (low)
M_D3L1	EQU	19	; DMA3 Interrupt Priority Level (high)
M_D4L	EQU	\$300000	; DMA4 Interrupt priority Level Mask


```

M_D4L0 EQU 20 ; DMA4 Interrupt Priority Level (low)
M_D4L1 EQU 21 ; DMA4 Interrupt Priority Level (high)
M_D5L EQU $C00000 ; DMA5 Interrupt priority Level Mask
M_D5L0 EQU 22 ; DMA5 Interrupt Priority Level (low)
M_D5L1 EQU 23 ; DMA5 Interrupt Priority Level (high)
; Interrupt Priority Register Peripheral (IPRP)
M_ESL EQU $3 ; ESAI Interrupt Priority Level Mask
M_ESL0 EQU 0 ; ESAI Interrupt Priority Level (low)
M_ESL1 EQU 1 ; ESAI Interrupt Priority Level (high)
M_SHL EQU $C ; SHI Interrupt Priority Level Mask
M_SHL0 EQU 2 ; SHI Interrupt Priority Level (low)
M_SHL1 EQU 3 ; SHI Interrupt Priority Level (high)
M_HDL EQU $30 ; HDI08 Interrupt Priority Level Mask
M_HDL0 EQU 4 ; HDI08 Interrupt Priority Level (low)
M_HDL1 EQU 5 ; HDI08 Interrupt Priority Level (high)
M_DAL EQU $C0 ; DAX Interrupt Priority Level Mask
M_DAL0 EQU 6 ; DAX Interrupt Priority Level (low)
M_DAL1 EQU 7 ; DAX Interrupt Priority Level (high)
M_TAL EQU $300 ;Timer Interrupt Priority Level Mask
M_TAL0 EQU 8 ;Timer Interrupt Priority Level (low)
M_TAL1 EQU 9 ;Timer Interrupt Priority Level (high)
M_ES1L EQU $C00 ; ESAI_1 Interrupt Priority Level Mask
M_ESL10 EQU 0 ; ESAI_1 Interrupt Priority Level (low)
M_ESL11 EQU 1 ; ESAI_1 Interrupt Priority Level (high)
;-----
;
; EQUATES for Direct Memory Access (DMA)
;

```

```

;-----
;      Register Addresses Of DMA
M_DSTR EQU $FFFFF4      ; DMA Status Register
M_DOR0 EQU $FFFFF3      ; DMA Offset Register 0
M_DOR1 EQU $FFFFF2      ; DMA Offset Register 1
M_DOR2 EQU $FFFFF1      ; DMA Offset Register 2
M_DOR3 EQU $FFFFF0      ; DMA Offset Register 3

;      Register Addresses Of DMA0
M_DSR0 EQU $FFFFEF      ; DMA0 Source Address Register
M_DDR0 EQU $FFFFEE      ; DMA0 Destination Address Register
M_DCO0 EQU $FFFFED      ; DMA0 Counter
M_DCR0 EQU $FFFFEC      ; DMA0 Control Register

;      Register Addresses Of DMA1
M_DSR1 EQU $FFFFEB      ; DMA1 Source Address Register
M_DDR1 EQU $FFFFEA      ; DMA1 Destination Address Register
M_DCO1 EQU $FFFFE9      ; DMA1 Counter
M_DCR1 EQU $FFFFE8      ; DMA1 Control Register

;      Register Addresses Of DMA2
M_DSR2 EQU $FFFFE7      ; DMA2 Source Address Register
M_DDR2 EQU $FFFFE6      ; DMA2 Destination Address Register
M_DCO2 EQU $FFFFE5      ; DMA2 Counter
M_DCR2 EQU $FFFFE4      ; DMA2 Control Register

;      Register Addresses Of DMA3
M_DSR3 EQU $FFFFE3      ; DMA3 Source Address Register
M_DDR3 EQU $FFFFE2      ; DMA3 Destination Address Register
M_DCO3 EQU $FFFFE1      ; DMA3 Counter

```

```

M_DCR3 EQU $FFFFE0 ; DMA3 Control Register

; Register Addresses Of DMA4

M_DSR4 EQU $FFFFDF ; DMA4 Source Address Register
M_DDR4 EQU $FFFFDE ; DMA4 Destination Address Register
M_DCO4 EQU $FFFFDD ; DMA4 Counter
M_DCR4 EQU $FFFFDC ; DMA4 Control Register

; Register Addresses Of DMA5

M_DSR5 EQU $FFFFDB ; DMA5 Source Address Register
M_DDR5 EQU $FFFFDA ; DMA5 Destination Address Register
M_DCO5 EQU $FFFFD9 ; DMA5 Counter
M_DCR5 EQU $FFFFD8 ; DMA5 Control Register

; DMA Control Register

M_DSS EQU $3 ; DMA Source Space Mask (DSS0-Dss1)
M_DSS0 EQU 0 ; DMA Source Memory space 0
M_DSS1 EQU 1 ; DMA Source Memory space 1
M_DDS EQU $C ; DMA Destination Space Mask (DDS-DDS1)
M_DDS0 EQU 2 ; DMA Destination Memory Space 0
M_DDS1 EQU 3 ; DMA Destination Memory Space 1
M_DAM EQU $3f0 ; DMA Address Mode Mask (DAM5-DAM0)
M_DAM0 EQU 4 ; DMA Address Mode 0
M_DAM1 EQU 5 ; DMA Address Mode 1
M_DAM2 EQU 6 ; DMA Address Mode 2
M_DAM3 EQU 7 ; DMA Address Mode 3
M_DAM4 EQU 8 ; DMA Address Mode 4
M_DAM5 EQU 9 ; DMA Address Mode 5
M_D3D EQU 10 ; DMA Three Dimensional Mode
M_DRS EQU $F800 ; DMA Request Source Mask (DRS0-DRS4)
M_DRS0 EQU 11 ;DMA Request Source bit 0

```

```

M_DRS1    EQU    12            ;DMA Request Source bit 1
M_DRS2    EQU    13            ;DMA Request Source bit 2
M_DRS3    EQU    14            ;DMA Request Source bit 3
M_DRS4    EQU    15            ;DMA Request Source bit 4
M_DCON    EQU    16            ; DMA Continuous Mode
M_DPR     EQU    $60000        ; DMA Channel Priority
M_DPR0    EQU    17            ; DMA Channel Priority Level (low)
M_DPR1    EQU    18            ; DMA Channel Priority Level (high)
M_DTM     EQU    $380000      ; DMA Transfer Mode Mask (DTM2-DTM0)
M_DTM0    EQU    19            ; DMA Transfer Mode 0
M_DTM1    EQU    20            ; DMA Transfer Mode 1
M_DTM2    EQU    21            ; DMA Transfer Mode 2
M_DIE     EQU    22            ; DMA Interrupt Enable bit
M_DE      EQU    23            ; DMA Channel Enable bit
;         DMA Status Register
M_DTD     EQU    $3F          ; Channel Transfer Done Status MASK (DTD0-DTD5)
M_DTD0    EQU    0            ; DMA Channel Transfer Done Status 0
M_DTD1    EQU    1            ; DMA Channel Transfer Done Status 1
M_DTD2    EQU    2            ; DMA Channel Transfer Done Status 2
M_DTD3    EQU    3            ; DMA Channel Transfer Done Status 3
M_DTD4    EQU    4            ; DMA Channel Transfer Done Status 4
M_DTD5    EQU    5            ; DMA Channel Transfer Done Status 5
M_DACT    EQU    8            ; DMA Active State
M_DCH     EQU    $E00        ; DMA Active Channel Mask (DCH0-DCH2)
M_DCH0    EQU    9            ; DMA Active Channel 0
M_DCH1    EQU    10           ; DMA Active Channel 1
M_DCH2    EQU    11           ; DMA Active Channel 2

```

```

;-----
;
;      EQUATES for Phase Locked Loop (PLL)
;
;-----

;      Register Addresses Of PLL

M_PCTL EQU    $FFFFFFD      ; PLL Control Register

;      PLL Control Register

M_MF    EQU    $FFF          ; Multiplication Factor Bits Mask (MF0-MF11)

M_MF0   EQU    0              ;Multiplication Factor bit 0
M_MF1   EQU    1              ;Multiplication Factor bit 1
M_MF2   EQU    2              ;Multiplication Factor bit 2
M_MF3   EQU    3              ;Multiplication Factor bit 3
M_MF4   EQU    4              ;Multiplication Factor bit 4
M_MF5   EQU    5              ;Multiplication Factor bit 5
M_MF6   EQU    6              ;Multiplication Factor bit 6
M_MF7   EQU    7              ;Multiplication Factor bit 7
M_MF8   EQU    8              ;Multiplication Factor bit 8
M_MF9   EQU    9              ;Multiplication Factor bit 9
M_MF10  EQU    10             ;Multiplication Factor bit 10
M_MF11  EQU    11             ;Multiplication Factor bit 11

M_DF    EQU    $7000         ; Division Factor Bits Mask (DF0-DF2)

M_DF0   EQU    12            ;Division Factor bit 0
M_DF1   EQU    13            ;Division Factor bit 1
M_DF2   EQU    14            ;Division Factor bit 2

M_XTLR  EQU    15            ; XTAL Range select bit
M_XTLD  EQU    16            ; XTAL Disable Bit
M_PSTP  EQU    17            ; STOP Processing State Bit

```

```

M_PEN    EQU    18                ; PLL Enable Bit
M_COD    EQU    19                ; PLL Clock Output Disable Bit
M_PD     EQU    $F00000           ; PreDivider Factor Bits Mask (PD0-PD3)
M_PD0    EQU    20                ;PreDivider Factor bit 0
M_PD1    EQU    21                ;PreDivider Factor bit 1
M_PD2    EQU    22                ;PreDivider Factor bit 2
M_PD3    EQU    23                ;PreDivider Factor bit 3

;-----
;
;      EQUATES for BIU
;
;-----

;      Register Addresses Of BIU
M_BCR    EQU    $FFFFFFB         ; Bus Control Register
M_DCR    EQU    $FFFFFFA         ; DRAM Control Register
M_AAR0   EQU    $FFFFFF9         ; Address Attribute Register 0
M_AAR1   EQU    $FFFFFF8         ; Address Attribute Register 1
M_AAR2   EQU    $FFFFFF7         ; Address Attribute Register 2
M_AAR3   EQU    $FFFFFF6         ; Address Attribute Register 3
M_IDR    EQU    $FFFFFF5         ; ID Register

;      Bus Control Register
M_BA0W   EQU    $1F              ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA0W0  EQU    0                ;Area 0 Wait Control Bit 0
M_BA0W1  EQU    1                ;Area 0 Wait Control Bit 1
M_BA0W2  EQU    2                ;Area 0 Wait Control Bit 2
M_BA0W3  EQU    3                ;Area 0 Wait Control Bit 3
M_BA0W4  EQU    4                ;Area 0 Wait Control Bit 4

```

```

M_BA1W EQU    $3E0           ; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA1W0 EQU    5             ;Area 1 Wait Control Bit 0
M_BA1W1 EQU    6             ;Area 1 Wait Control Bit 1
M_BA1W2 EQU    7             ;Area 1 Wait Control Bit 2
M_BA1W3 EQU    8             ;Area 1 Wait Control Bit 3
M_BA1W4 EQU    9             ;Area 1 Wait Control Bit 4
M_BA2W EQU    $1C00         ; Area 2 Wait Control Mask (BA2W0-BA2W2)
M_BA2W0 EQU    10            ;Area 2 Wait Control Bit 0
M_BA2W1 EQU    11            ;Area 2 Wait Control Bit 1
M_BA2W2 EQU    12            ;Area 2 Wait Control Bit 2
M_BA3W EQU    $E000         ; Area 3 Wait Control Mask (BA3W0-BA3W3)
M_BA3W0 EQU    13            ;Area 3 Wait Control Bit 0
M_BA3W1 EQU    14            ;Area 3 Wait Control Bit 1
M_BA3W2 EQU    15            ;Area 3 Wait Control Bit 2
M_BDFW EQU    $1F0000       ; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BDFW0 EQU    16            ;Default Area Wait Control bit 0
M_BDFW1 EQU    17            ;Default Area Wait Control bit 1
M_BDFW2 EQU    18            ;Default Area Wait Control bit 2
M_BDFW3 EQU    19            ;Default Area Wait Control bit 3
M_BDFW4 EQU    20            ;Default Area Wait Control bit 4
M_BBS EQU    21              ; Bus State
M_BLH EQU    22              ; Bus Lock Hold
M_BRH EQU    23              ; Bus Request Hold
;      DRAM Control Register
M_BCW EQU    $3              ; In Page Wait States Bits Mask (BCW0-BCW1)
M_BCW0 EQU    0              ; In Page Wait States Bit 0
M_BCW1 EQU    1              ; In Page Wait States Bit 1
M_BRW EQU    $C              ; Out Of Page Wait States Bits Mask (BRW0-BRW1)

```

```

M_BRW0    EQU    2            ; Out of Page Wait States bit 0
M_BRW1    EQU    3            ; Out of Page Wait States bit 1
M_BPS     EQU    $300         ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPS0    EQU    4            ; DRAM Page Size Bits 0
M_BPS1    EQU    5            ; DRAM Page Size Bits 1
M_BPLE    EQU    11           ; Page Logic Enable
M_BME     EQU    12           ; Mastership Enable
M_BRE     EQU    13           ; Refresh Enable
M_BSTR    EQU    14           ; Software Triggered Refresh
M_BRF     EQU    $7F8000      ; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRF0    EQU    15           ; Refresh Rate Bit 0
M_BRF1    EQU    16           ; Refresh Rate Bit 1
M_BRF2    EQU    17           ; Refresh Rate Bit 2
M_BRF3    EQU    18           ; Refresh Rate Bit 3
M_BRF4    EQU    19           ; Refresh Rate Bit 4
M_BRF5    EQU    20           ; Refresh Rate Bit 5
M_BRF6    EQU    21           ; Refresh Rate Bit 6
M_BRF7    EQU    22           ; Refresh Rate Bit 7
M_BRP     EQU    23           ; Refresh prescaler

; Address Attribute Registers
M_BAT     EQU    $3           ; External Access Type and Pin Definition Bits Mask (BAT0-BAT1)
M_BAT0    EQU    0            ; External Access Type and Pin Definition Bits 0
M_BAT1    EQU    1            ; External Access Type and Pin Definition Bits 1
M_BAAP    EQU    2            ; Address Attribute Pin Polarity
M_BPEN    EQU    3            ; Program Space Enable
M_BXEN    EQU    4            ; X Data Space Enable
M_BYEN    EQU    5            ; Y Data Space Enable

```



```

M_BAM    EQU    6            ; Address Muxing
M_BPAC    EQU    7            ; Packing Enable
M_BNC    EQU    $F00        ; Number of Address Bits to Compare Mask (BNC0-BNC3)
M_BNC0    EQU    8            ; Number of Address Bits to Compare 0
M_BNC1    EQU    9            ; Number of Address Bits to Compare 1
M_BNC2    EQU    10         ; Number of Address Bits to Compare 2
M_BNC3    EQU    11         ; Number of Address Bits to Compare 3
M_BAC    EQU    $FFF000     ; Address to Compare Bits Mask (BAC0-BAC11)
M_BAC0    EQU    12         ; Address to Compare Bits 0
M_BAC1    EQU    13         ; Address to Compare Bits 1
M_BAC2    EQU    14         ; Address to Compare Bits 2
M_BAC3    EQU    15         ; Address to Compare Bits 3
M_BAC4    EQU    16         ; Address to Compare Bits 4
M_BAC5    EQU    17         ; Address to Compare Bits 5
M_BAC6    EQU    18         ; Address to Compare Bits 6
M_BAC7    EQU    19         ; Address to Compare Bits 7
M_BAC8    EQU    20         ; Address to Compare Bits 8
M_BAC9    EQU    21         ; Address to Compare Bits 9
M_BAC10   EQU    22         ; Address to Compare Bits 10
M_BAC11   EQU    23         ; Address to Compare Bits 11

; control and status bits in SR
M_C      EQU    0            ; Carry
M_V      EQU    1            ; Overflow
M_Z      EQU    2            ; Zero
M_N      EQU    3            ; Negative
M_U      EQU    4            ; Unnormalized
M_E      EQU    5            ; Extension
M_L      EQU    6            ; Limit

```

```

M_S      EQU      7          ; Scaling Bit
M_I0     EQU      8          ; Interupt Mask Bit 0
M_I1     EQU      9          ; Interupt Mask Bit 1
M_S0     EQU      10         ; Scaling Mode Bit 0
M_S1     EQU      11         ; Scaling Mode Bit 1
M_SC     EQU      13         ; Sixteen_Bit Compatibility
M_DM     EQU      14         ; Double Precision Multiply
M_LF     EQU      15         ; DO-Loop Flag
M_FV     EQU      16         ; DO-Forever Flag
M_SA     EQU      17         ; Sixteen-Bit Arithmetic
M_CE     EQU      19         ; Instruction Cache Enable
M_SM     EQU      20         ; Arithmetic Saturation
M_RM     EQU      21         ; Rounding Mode
M_CP     EQU      $c00000    ; mask for CORE-DMA priority bits in SR
M_CP0    EQU      22         ; bit 0 of priority bits in SR
M_CP1    EQU      23         ; bit 1 of priority bits in SR
;        control and status bits in OMR
M_MA     EQU      0          ; Operating Mode A
M_MB     EQU      1          ; Operating Mode B
M_MC     EQU      2          ; Operating Mode C
M_MD     EQU      3          ; Operating Mode D
M_EBD    EQU      4          ; External Bus Disable bit in OMR
M_SD     EQU      6          ; Stop Delay
M_MS     EQU      7          ;Memory Switch Mode
M_CDP    EQU      $300      ; mask for CORE-DMA priority bits in OMR
M_CDP0   EQU      8          ; bit 0 of priority bits in OMR Core DMA
M_CDP1   EQU      9          ; bit 1 of priority bits in OMR Core DMA

```

```

M_BE    EQU    10            ; Burst Enable

M_TAS    EQU    11            ; TA Synchronize Select

M_BRT    EQU    12            ; Bus Release Timing

M_ABE    EQU    13            ;Async. Bus Arbitration Enable

M_APD    EQU    14            ;Address Priority Disable

M_ATE    EQU    15            ;Address Tracing Enable

M_XYS    EQU    16            ; Stack Extension space select bit in OMR.

M_EUN    EQU    17            ; Extended stack UNDERflow flag in OMR.

M_EOV    EQU    18            ; Extended stack OVerflow flag in OMR.

M_WRP    EQU    19            ; Extended WRaP flag in OMR.

M_SEN    EQU    20            ; Stack Extension Enable bit in OMR.

M_PAEN    EQU    23            ; Patch Enable

;-----

;

;      EQUATES for DAX (SPDIF Tx)

;

;-----

;      Register Addresses

M_XSTR    EQU    $FFFFD4        ; DAX Status Register (XSTR)

M_XADRB    EQU    $FFFFD3        ; DAX Audio Data Register B (XADRB)

M_XADR     EQU    $FFFFD2        ;DAX Audio Data Register (XADR)

M_XADRA    EQU    $FFFFD2        ; DAX Audio Data Register A (XADRA)

M_XNADR    EQU    $FFFFD1        ; DAX Non-Audio Data Register (XNADR)

M_XCTR     EQU    $FFFFD0        ; DAX Control Register (XCTR)

;      status bits in XSTR

M_XADE     EQU    0            ; DAX Audio Data Register Empty (XADE)

M_XAUR     EQU    1            ; DAX Trasmit Underrun Error Flag (XAUR)

```

```

M_XBLK EQU 2 ; DAX Block Transferred (XBLK)
; non-audio bits in XNADR
M_XVA EQU 10 ; DAX Channel A Validity (XVA)
M_XUA EQU 11 ; DAX Channel A User Data (XUA)
M_XCA EQU 12 ; DAX Channel A Channel Status (XCA)
M_XVB EQU 13 ; DAX Channel B Validity (XVB)
M_XUB EQU 14 ; DAX Channel B User Data (XUB)
M_XCB EQU 15 ; DAX Channel B Channel Status (XCB)
; control bits in XCTR
M_XDIE EQU 0 ; DAX Audio Data Register Empty Interrupt Enable (XDIE)
M_XUIE EQU 1 ; DAX Underrun Error Interrupt Enable (XUIE)
M_XBIE EQU 2 ; DAX Block Transferred Interrupt Enable (XBIE)
M_XCS0 EQU 3 ; DAX Clock Input Select 0 (XCS0)
M_XCS1 EQU 4 ; DAX Clock Input Select 1 (XCS1)
M_XSB EQU 5 ; DAX Start Block (XSB)
;-----
;
; EQUATES for SHI
;
;-----
; Register Addresses

M_HRX EQU $FFFF94 ; SHI Receive FIFO (HRX)
M_HTX EQU $FFFF93 ; SHI Transmit Register (HTX)
M_HSAR EQU $FFFF92 ; SHI I2C Slave Address Register (HSAR)
M_HCSR EQU $FFFF91 ; SHI Control/Status Register (HCSR)
M_HCKR EQU $FFFF90 ; SHI Clock Control Register (HCKR)

```

```

;          HSAR bits

M_HA6    EQU    23          ; SHI I2C Slave Address (HA6)
M_HA5    EQU    22          ; SHI I2C Slave Address (HA5)
M_HA4    EQU    21          ; SHI I2C Slave Address (HA4)
M_HA3    EQU    20          ; SHI I2C Slave Address (HA3)
M_HA1    EQU    18          ; SHI I2C Slave Address (HA1)

;          control and status bits in HCSR

M_HBUSY  EQU    22          ; SHI Host Busy (HBUSY)
M_HBER   EQU    21          ; SHI Bus Error (HBER)
M_HROE   EQU    20          ; SHI Receive Overrun Error (HROE)
M_HRFF   EQU    19          ; SHI Receivr FIFO Full (HRFF)
M_HRNE   EQU    17          ; SHI Receive FIFO Not Empty (HRNE)
M_HTDE   EQU    15          ; SHI Host Transmit data Empty (HTDE)
M_HTUE   EQU    14          ; SHI Host Transmit Underrun Error (HTUE)
M_HRIE1  EQU    13          ; SHI Receive Interrupt Enable (HRIE1)
M_HRIE0  EQU    12          ; SHI Receive Interrupt Enable (HRIE0)
M_HTIE   EQU    11          ; SHI Transmit Interrupt Enable (HTIE)
M_HBIE   EQU    10          ; SHI Bus-Error Interrupt Enable (HBIE)
M_HIDLE  EQU    9           ; SHI Idle (HIDLE)
M_HRQE1  EQU    8           ; SHI Host Request Enable (HRQE1)
M_HRQE0  EQU    7           ; SHI Host Request Enable (HRQE0)
M_HMST   EQU    6           ; SHI Master Mode (HMST)
M_HFIFO  EQU    5           ; SHI FIFO Enable Control (HFIFO)
M_HCKFR  EQU    4           ; SHI Clock Freeze (HCKFR)
M_HM1    EQU    3           ; SHI Serial Host Interface Mode (HM1)
M_HM0    EQU    2           ; SHI Serial Host Interface Mode (HM0)
M_HI2C   EQU    1           ; SHI I2c/SPI Selection (HI2C)
M_HEN    EQU    0           ; SHI Host Enable (HEN)

```

```

;          control bits in HCKR

M_HFM1 EQU    13          ; SHI Filter Model (HFM1)
M_HFM0 EQU    12          ; SHI Filter Model (HFM0)
M_HDM7 EQU    10          ; SHI Divider Modulus Select (HDM7)
M_HDM6 EQU    9          ; SHI Divider Modulus Select (HDM6)
M_HDM5 EQU    8          ; SHI Divider Modulus Select (HDM5)
M_HDM4 EQU    7          ; SHI Divider Modulus Select (HDM4)
M_HDM3 EQU    6          ; SHI Divider Modulus Select (HDM3)
M_HDM2 EQU    5          ; SHI Divider Modulus Select (HDM2)
M_HDM1 EQU    4          ; SHI Divider Modulus Select (HDM1)
M_HDM0 EQU    3          ; SHI Divider Modulus Select (HDM0)
M_HRS EQU    2          ; SHI Prescalar Rate Select (HRS)
M_CPOL EQU    1          ; SHI Clock Polarity (CPOL)
M_CPHA EQU    0          ; SHI Clock Phase (CPHA)

;-----

;

;          EQUATES for ESAI_1 Registers

; register bit equates can be the same as for the ESAI register bit equates.

;-----

;          Register Addresses

M_EMUXR EQU    $FFFFAF    ; MUX PIN CONTROL REGISTER (EMUXR)
M_RSMB_1 EQU    $FFFF9C    ; ESAI_1 Receive Slot Mask Register B (RSMB_1)
M_RSMA_1 EQU    $FFFF9B    ; ESAI_1 Receive Slot Mask Register A (RSMA_1)
M_TSMB_1 EQU    $FFFF9A    ; ESAI_1 Transmit Slot Mask Register B (TSMB_1)
M_TSMA_1 EQU    $FFFF99    ; ESAI_1 Transmit Slot Mask Register A (TSMA_1)
M_RCCR_1 EQU    $FFFF98    ; ESAI_1 Receive Clock Control Register (RCCR_1)

```

```

M_RCR_1 EQU    $FFFF97    ; ESAI_1 Receive Control Register (RCR_1)
M_TCCR_1 EQU    $FFFF96    ; ESAI_1 Transmit Clock Control Register (TCCR_1)
M_TCR_1 EQU     $FFFF95    ; ESAI_1 Transmit Control Register (TCR_1)
M_SAICR_1 EQU   $FFFF94    ; ESAI_1 Control Register (SAICR_1)
M_SAISR_1 EQU   $FFFF93    ; ESAI_1 Status Register (SAISR_1)
M_RX3_1 EQU     $FFFF8B    ; ESAI_1 Receive Data Register 3 (RX3_1)
M_RX2_1 EQU     $FFFF8A    ; ESAI_1 Receive Data Register 2 (RX2_1)
M_RX1_1 EQU     $FFFF89    ; ESAI_1 Receive Data Register 1 (RX1_1)
M_RX0_1 EQU     $FFFF88    ; ESAI_1 Receive Data Register 0 (RX0_1)
M_TSR_1 EQU     $FFFF86    ; ESAI_1 Time Slot Register (TSR_1)
M_TX5_1 EQU     $FFFF85    ; ESAI_1 Transmit Data Register 5 (TX5_1)
M_TX4_1 EQU     $FFFF84    ; ESAI_1 Transmit Data Register 4 (TX4_1)
M_TX3_1 EQU     $FFFF83    ; ESAI_1 Transmit Data Register 3 (TX3_1)
M_TX2_1 EQU     $FFFF82    ; ESAI_1 Transmit Data Register 2 (TX2_1)
M_TX1_1 EQU     $FFFF81    ; ESAI_1 Transmit Data Register 1 (TX1_1)
M_TX0_1 EQU     $FFFF80    ; ESAI_1 Transmit Data Register 0 (TX0_1)
;-----
;
;   EQUATES for ESAI
;
;-----
;   Register Addresses

M_RSMB EQU     $FFFFBC    ; ESAI Receive Slot Mask Register B (RSMB)
M_RSMA EQU     $FFFFBB    ; ESAI Receive Slot Mask Register A (RSMA)
M_TSMB EQU     $FFFFBA    ; ESAI Transmit Slot Mask Register B (TSMB)
M_TSMA EQU     $FFFFB9    ; ESAI Transmit Slot Mask Register A (TSMA)
M_RCCR EQU     $FFFFB8    ; ESAI Receive Clock Control Register (RCCR)

```

```

M_RCR    EQU    $FFFFB7    ; ESAI Receive Control Register (RCR)
M_TCCR   EQU    $FFFFB6    ; ESAI Transmit Clock Control Register (TCCR)
M_TCR    EQU    $FFFFB5    ; ESAI Transmit Control Register (TCR)
M_SAICR  EQU    $FFFFB4    ; ESAI Control Register (SAICR)
M_SAISR  EQU    $FFFFB3    ; ESAI Status Register (SAISR)
M_RX3    EQU    $FFFFAB    ; ESAI Receive Data Register 3 (RX3)
M_RX2    EQU    $FFFFAA    ; ESAI Receive Data Register 2 (RX2)
M_RX1    EQU    $FFFFA9    ; ESAI Receive Data Register 1 (RX1)
M_RX0    EQU    $FFFFA8    ; ESAI Receive Data Register 0 (RX0)
M_TSR    EQU    $FFFFA6    ; ESAI Time Slot Register (TSR)
M_TX5    EQU    $FFFFA5    ; ESAI Transmit Data Register 5 (TX5)
M_TX4    EQU    $FFFFA4    ; ESAI Transmit Data Register 4 (TX4)
M_TX3    EQU    $FFFFA3    ; ESAI Transmit Data Register 3 (TX3)
M_TX2    EQU    $FFFFA2    ; ESAI Transmit Data Register 2 (TX2)
M_TX1    EQU    $FFFFA1    ; ESAI Transmit Data Register 1 (TX1)
M_TX0    EQU    $FFFFA0    ; ESAI Transmit Data Register 0 (TX0)
;        RSMB Register bits
M_RS31   EQU    15        ; ESAI
M_RS30   EQU    14        ; ESAI
M_RS29   EQU    13        ; ESAI
M_RS28   EQU    12        ; ESAI
M_RS27   EQU    11        ; ESAI
M_RS26   EQU    10        ; ESAI
M_RS25   EQU    9         ; ESAI
M_RS24   EQU    8         ; ESAI
M_RS23   EQU    7         ; ESAI
M_RS22   EQU    6         ; ESAI

```



```

M_RS21 EQU 5 ; ESAI
M_RS20 EQU 4 ; ESAI
M_RS19 EQU 3 ; ESAI
M_RS18 EQU 2 ; ESAI
M_RS17 EQU 1 ; ESAI
M_RS16 EQU 0 ; ESAI
; RSMA Register bits
M_RS15 EQU 15 ; ESAI
M_RS14 EQU 14 ; ESAI
M_RS13 EQU 13 ; ESAI
M_RS12 EQU 12 ; ESAI
M_RS11 EQU 11 ; ESAI
M_RS10 EQU 10 ; ESAI
M_RS9 EQU 9 ; ESAI
M_RS8 EQU 8 ; ESAI
M_RS7 EQU 7 ; ESAI
M_RS6 EQU 6 ; ESAI
M_RS5 EQU 5 ; ESAI
M_RS4 EQU 4 ; ESAI
M_RS3 EQU 3 ; ESAI
M_RS2 EQU 2 ; ESAI
M_RS1 EQU 1 ; ESAI
M_RS0 EQU 0 ; ESAI
; TSMB Register bits
M_TS31 EQU 15 ; ESAI
M_TS30 EQU 14 ; ESAI
M_TS29 EQU 13 ; ESAI
M_TS28 EQU 12 ; ESAI

```

```

M_TS27 EQU 11 ; ESAI
M_TS26 EQU 10 ; ESAI
M_TS25 EQU 9 ; ESAI
M_TS24 EQU 8 ; ESAI
M_TS23 EQU 7 ; ESAI
M_TS22 EQU 6 ; ESAI
M_TS21 EQU 5 ; ESAI
M_TS20 EQU 4 ; ESAI
M_TS19 EQU 3 ; ESAI
M_TS18 EQU 2 ; ESAI
M_TS17 EQU 1 ; ESAI
M_TS16 EQU 0 ; ESAI
; TSMa Register bits
M_TS15 EQU 15 ; ESAI
M_TS14 EQU 14 ; ESAI
M_TS13 EQU 13 ; ESAI
M_TS12 EQU 12 ; ESAI
M_TS11 EQU 11 ; ESAI
M_TS10 EQU 10 ; ESAI
M_TS9 EQU 9 ; ESAI
M_TS8 EQU 8 ; ESAI
M_TS7 EQU 7 ; ESAI
M_TS6 EQU 6 ; ESAI
M_TS5 EQU 5 ; ESAI
M_TS4 EQU 4 ; ESAI
M_TS3 EQU 3 ; ESAI
M_TS2 EQU 2 ; ESAI

```

```

M_TS1    EQU    1          ; ESAI
M_TS0    EQU    0          ; ESAI
;        RCCR Register bits
M_RHCKD  EQU    23        ; ESAI
M_RFSD   EQU    22        ; ESAI
M_RCKD   EQU    21        ; ESAI
M_RHCKP  EQU    20        ; ESAI
M_RFSP   EQU    19        ; ESAI
M_RCKP   EQU    18        ; ESAI
M_RFP    EQU    $3C000    ; ESAI MASK
M_RFP3   EQU    17        ; ESAI
M_RFP2   EQU    16        ; ESAI
M_RFP1   EQU    15        ; ESAI
M_RFP0   EQU    14        ; ESAI
M_RDC    EQU    $3E00    ; ESAI MASK
M_RDC4   EQU    13        ; ESAI
M_RDC3   EQU    12        ; ESAI
M_RDC2   EQU    11        ; ESAI
M_RDC1   EQU    10        ; ESAI
M_RDC0   EQU    9         ; ESAI
M_RPSR   EQU    8         ; ESAI
M_RPM    EQU    $FF
M_RPM7   EQU    7         ; ESAI
M_RPM6   EQU    6         ; ESAI
M_RPM5   EQU    5         ; ESAI
M_RPM4   EQU    4         ; ESAI
M_RPM3   EQU    3         ; ESAI
M_RPM2   EQU    2         ; ESAI

```

```

M_RPM1 EQU 1 ; ESAI
M_RPM0 EQU 0 ; ESAI
; RCR Register bits
M_RLIE EQU 23 ; ESAI
M_RIE EQU 22 ; ESAI
M_REDEIE EQU 21 ; ESAI
M_REIE EQU 20 ; ESAI
M_RPR EQU 19 ; ESAI
M_RFSR EQU 16 ; ESAI
M_RFSL EQU 15 ; ESAI
M_RSWS EQU $7C00 ; ESAI MASK
M_RSWS4 EQU 14 ; ESAI
M_RSWS3 EQU 13 ; ESAI
M_RSWS2 EQU 12 ; ESAI
M_RSWS1 EQU 11 ; ESAI
M_RSWS0 EQU 10 ; ESAI
M_RMOD EQU $300
M_RMOD1 EQU 9 ; ESAI
M_RMOD0 EQU 8 ; ESAI
M_RWA EQU 7 ; ESAI
M_RSHFD EQU 6 ; ESAI
M_RE EQU $F
M_RE3 EQU 3 ; ESAI
M_RE2 EQU 2 ; ESAI
M_RE1 EQU 1 ; ESAI
M_RE0 EQU 0 ; ESAI
; TCCR Register bits

```

```

M_THCKD EQU 23 ; ESAI
M_TFSD EQU 22 ; ESAI
M_TCKD EQU 21 ; ESAI
M_THCKP EQU 20 ; ESAI
M_TFSP EQU 19 ; ESAI
M_TCKP EQU 18 ; ESAI
M_TFP EQU $3C000
M_TFP3 EQU 17 ; ESAI
M_TFP2 EQU 16 ; ESAI
M_TFP1 EQU 15 ; ESAI
M_TFP0 EQU 14 ; ESAI
M_TDC EQU $3E00 ;
M_TDC4 EQU 13 ; ESAI
M_TDC3 EQU 12 ; ESAI
M_TDC2 EQU 11 ; ESAI
M_TDC1 EQU 10 ; ESAI
M_TDC0 EQU 9 ; ESAI
M_TPSR EQU 8 ; ESAI
M_TPM EQU $FF ;
M_TPM7 EQU 7 ; ESAI
M_TPM6 EQU 6 ; ESAI
M_TPM5 EQU 5 ; ESAI
M_TPM4 EQU 4 ; ESAI
M_TPM3 EQU 3 ; ESAI
M_TPM2 EQU 2 ; ESAI
M_TPM1 EQU 1 ; ESAI
M_TPM0 EQU 0 ; ESAI
; TCR Register bits

```

```

M_TLIE EQU 23 ; ESAI
M_TIE EQU 22 ; ESAI
M_TEDIE EQU 21 ; ESAI
M_TEIE EQU 20 ; ESAI
M_TPR EQU 19 ; ESAI
M_PADC EQU 17 ; ESAI
M_TFSR EQU 16 ; ESAI
M_TFSL EQU 15 ; ESAI
M_TSWS EQU $7C00
M_TSWS4 EQU 14 ; ESAI
M_TSWS3 EQU 13 ; ESAI
M_TSWS2 EQU 12 ; ESAI
M_TSWS1 EQU 11 ; ESAI
M_TSWS0 EQU 10 ; ESAI
M_TMOD EQU $300
M_TMOD1 EQU 9 ; ESAI
M_TMOD0 EQU 8 ; ESAI
M_TWA EQU 7 ; ESAI
M_TSHFD EQU 6 ; ESAI
M_TEM EQU $3F
M_TE5 EQU 5 ; ESAI
M_TE4 EQU 4 ; ESAI
M_TE3 EQU 3 ; ESAI
M_TE2 EQU 2 ; ESAI
M_TE1 EQU 1 ; ESAI
M_TE0 EQU 0 ; ESAI
; control bits of SAICR

```

```

M_ALC EQU 8 ;ESAI
M_TEBE EQU 7 ; ESAI
M_SYN EQU 6 ; ESAI
M_OF2 EQU 2 ; ESAI
M_OF1 EQU 1 ; ESAI
M_OF0 EQU 0 ; ESAI
; status bits of SAISR
M_TODE EQU 17 ; ESAI
M_TEDE EQU 16 ; ESAI
M_TDE EQU 15 ; ESAI
M_TUE EQU 14 ; ESAI
M_TFS EQU 13 ; ESAI
M_RODF EQU 10 ; ESAI
M_REDF EQU 9 ; ESAI
M_RDF EQU 8 ; ESAI
M_ROE EQU 7 ; ESAI
M_RFS EQU 6 ; ESAI
M_IF2 EQU 2 ; ESAI
M_IF1 EQU 1 ; ESAI
M_IF0 EQU 0 ; ESAI
;-----
;
; EQUATES for HDI08
;
;-----
; Register Addresses

M_HOTX EQU $FFFC7 ; HOST Transmit Register (HOTX)

```

```

M_HORX    EQU    $FFFFC6        ; HOST Receive Register (HORX)
M_HBAR    EQU    $FFFFC5        ; HOST Base Address Register (HBAR)
M_HPCR    EQU    $FFFFC4        ; HOST Port Control Register (HPCR)
M_HSR     EQU    $FFFFC3        ; HOST Status Register (HSR)
M_HCR     EQU    $FFFFC2        ; HOST Control Register (HCR)

;      HCR bits

M_HRIE    EQU    $0             ; HOST Receive interrupts Enable
M_HOTIE    EQU    $1             ; HOST Transmit Interrupt Enable
M_HCIE     EQU    $2             ; HOST Command Interrupt Enable
M_HF2      EQU    $3             ; HOST Flag 2
M_HF3      EQU    $4             ; HOST Flag 3
M_HODM0    EQU    $5             ; HOST DMA Mode Control Bit 0
M_HODM1    EQU    $6             ; HOST DMA Mode Control Bit 1
M_HODM2    EQU    $7             ; HOST DMA Mode Control Bit 2

;      HSR bits

M_HRDF     EQU    $0             ; HOST Receive Data Full
M_HOTDE    EQU    $1             ; HOST Receive Data Empty
M_HCP      EQU    $2             ; HOST Command Pending
M_HF0      EQU    $3             ; HOST Flag 0
M_HF1      EQU    $4             ; HOST Flag 1
M_DMA      EQU    $7             ; HOST DMA Status

;      HPCR bits

M_HGEN     EQU    $0             ; HOST Port Enable
M_HA8EN    EQU    $1             ; HOST Address 8 Enable
M_HA9EN    EQU    $2             ; HOST Address 9 Enable

```



```

M_HCSEN EQU $3 ; HOST Chip Select Enable
M_HREN EQU $4 ; HOST Request Enable
M_HAEN EQU $5 ; HOST Acknowledge Enable
M_HOEN EQU $6 ; HOST Enable
M_HROD EQU $8 ; HOST Request Open Drain mode
M_HDSP EQU $9 ; HOST Data Strobe Polarity
M_HASP EQU $a ; HOST Address Strobe Polarity
M_HMUX EQU $b ; HOST Multiplexed bus select
M_HDDS EQU $c ; HOST Double/Single Strobe select
M_HCSP EQU $d ; HOST Chip Select Polarity
M_HRP EQU $e ; HOST Request Polarity
M_HAP EQU $f ; HOST Acknowledge Polarity

```

```

; HBAR BITS

```

```

M_BA EQU $FF

```

```

M_BA10 EQU 7

```

```

M_BA9 EQU 6

```

```

M_BA8 EQU 5

```

```

M_BA7 EQU 4

```

```

M_BA6 EQU 3

```

```

M_BA5 EQU 2

```

```

M_BA4 EQU 1

```

```

M_BA3 EQU 0

```

```

;-----

```

```

;

```

```

; EQUATES for TIMER

```

```

;

```

```

;-----

```

```

; Register Addresses Of TIMER0

```

```

M_TCSR0 EQU    $FFFF8F        ; TIMER0 Control/Status Register
M_TLR0  EQU    $FFFF8E        ; TIMER0 Load Reg
M_TCPR0 EQU    $FFFF8D        ; TIMER0 Compare Register
M_TCR0  EQU    $FFFF8C        ; TIMER0 Count Register
;      Register Addresses Of TIMER1
M_TCSR1 EQU    $FFFF8B        ; TIMER1 Control/Status Register
M_TLR1  EQU    $FFFF8A        ; TIMER1 Load Reg
M_TCPR1 EQU    $FFFF89        ; TIMER1 Compare Register
M_TCR1  EQU    $FFFF88        ; TIMER1 Count Register
;      Register Addresses Of TIMER2
M_TCSR2 EQU    $FFFF87        ; TIMER2 Control/Status Register
M_TLR2  EQU    $FFFF86        ; TIMER2 Load Reg
M_TCPR2 EQU    $FFFF85        ; TIMER2 Compare Register
M_TCR2  EQU    $FFFF84        ; TIMER2 Count Register
M_TPLR  EQU    $FFFF83        ; TIMER Prescaler Load Register
M_TPCR  EQU    $FFFF82        ; TIMER Prescaler Count Register
;      Timer Control/Status Register Bit Flags
M_TE    EQU    0              ; Timer Enable
M_TOIE  EQU    1              ; Timer Overflow Interrupt Enable
M_TCIE  EQU    2              ; Timer Compare Interrupt Enable
M_TC    EQU    $F0            ; Timer Control Mask (TC0-TC3)
M_INV   EQU    8              ; Inverter Bit
M_TRM   EQU    9              ; Timer Restart Mode
M_DIR   EQU    11             ; Direction Bit
M_DI    EQU    12             ; Data Input
M_DO    EQU    13             ; Data Output
M_PCE   EQU    15            ; Prescaled Clock Enable

```

```

M_TOF    EQU    20                ; Timer Overflow Flag
M_TCF    EQU    21                ; Timer Compare Flag
;        Timer Prescaler Register Bit Flags
M_PS     EQU    $600000          ; Prescaler Source Mask
M_PS0    EQU    21
M_PS1    EQU    22

;      Timer Control Bits

M_TC0    EQU    4                ; Timer Control 0
M_TC1    EQU    5                ; Timer Control 1
M_TC2    EQU    6                ; Timer Control 2
M_TC3    EQU    7                ; Timer Control 3

;----- end of ioequ.asm -----

```

NOTES

Appendix C JTAG BSDL

```
-- FILENAME : 56367LQFP_revA.bsdl
--
--M O T O R O L A S S D T J T A G S O F T W A R E
-- BSDL File Generated: Mon Jan 18 10:13:53 1999
--
-- Revision History:
-- Updated February 20th 2003
-- boundary length to 154, also updated ID code to 367 version.
```

```
entity DSP56367 is
```

```
    generic (PHYSICAL_PIN_MAP : string := "LQFP144");
```

```
    port (
        TDO:out bit;
        TDI:in bit;
        TMS:in bit;
        TCK:in bit;
        SCK:inout bit;
        SDO0:inout bit;
        SDO1:inout bit;
        SDOI23:inout bit;
        PINIT:in bit;
        SDOI32:inout bit;
        SVCC:linkage bit_vector(0 to 1);
        SGND:linkage bit_vector(0 to 1);
        SDOI41:inout bit;
        SDOI50:inout bit;
        FST:inout bit;
        FSR:inout bit;
        SCKT:inout bit;
        SCKR:inout bit;
        HSCKT:inout bit;
        HSCKR:inout bit;
        QVCC:linkage bit_vector(0 to 3);
        QGND:linkage bit_vector(0 to 3);
        QVCCH:linkage bit_vector(0 to 2);
        HP:inout bit_vector(0 to 15);
        ADO:inout bit;
        ACI:inout bit;
        TIO:inout bit;
        HVCC:linkage bit;
        HGND:linkage bit;
        SS_1:in bit;
        HREQ_1:inout bit;
        RESET_1:in bit;
        PVCC:linkage bit;
```

```

PCAP:linkage bit;
PGND:linkage bit;
AA:out bit_vector(0 to 3);
CAS_1:out bit;
EXTAL:in bit;
CVCC:linkage bit_vector(0 to 1);
CGND:linkage bit_vector(0 to 1);
TA_1:in bit;
BR_1:buffer bit;
BB_1:inout bit;
WR_1:out bit;
RD_1:out bit;
BG_1:in bit;
A:out bit_vector(0 to 17);
AVCC:linkage bit_vector(0 to 2);
AGND:linkage bit_vector(0 to 3);
D:inout bit_vector(0 to 23);
DVCC:linkage bit_vector(0 to 3);
DGND:linkage bit_vector(0 to 3);
MODD:in bit;
MODC:in bit;
MODB:in bit;
MODA:in bit;
MOSI:inout bit;
SDA:inout bit;
SDO41_1:inout bit;
SDO50_1:inout bit;
FST_1:inout bit;
FSR_1:inout bit;
SCKR_1:inout bit;
SCKT_1:inout bit);

```

```
use STD_1149_1_1994.all;
```

```
attribute COMPONENT_CONFORMANCE of DSP56367 : entity is "STD_1149_1_1993";
```

```
attribute PIN_MAP of DSP56367 : entity is PHYSICAL_PIN_MAP;
```

```

constant LQFP144 : PIN_MAP_STRING :=
"SCK: 1, " &
"SS_1: 2, " &
"HREQ_1: 3, " &
"SDO0: 4, " &
"SDO1: 5, " &
"SDOI23: 6, " &
"SDOI32: 7, " &
"SVCC: (8, 25), " &
"SGND: (9, 26), " &
"SDOI41: 10, " &
"SDOI50: 11, " &
"FST: 12, " &
"FSR: 13, " &
"SCKT: 14, " &

```

```

"SCKR: 15, " &
"HCKT: 16, " &
"HCKR: 17, " &
"QVCC: (18, 56, 91, 126), " &
"QGND: (19, 54, 90, 127), " &
"QVCCH: (20, 49, 95), " &
"HP: (43, 42, 41, 40, 37, 36, 35, 34, 33, 32, 31, 22, 21, 30, 24, 23), " &
"ADO: 27, " &
"ACI: 28, " &
"TIO: 29, " &
"HVCC: 38, " &
"HGND: 39, " &
"RESET_1: 44, " &
"PVCC: 45, " &
"PCAP: 46, " &
"PGND: 47, " &
"SDO50_1: 48, " &
"FST_1: 50, " &
"AA: (70, 69, 51, 145), " &
"CAS_1: 52, " &
"SCKT_1: 53, " &
"EXTAL: 55, " &
"CVCC: (57, 65), " &
"CGND: (58, 66), " &
"FSR_1: 59, " &
"SCKR_1: 60, " &
"PINIT: 61, " &
"TA_1: 62, " &
"BR_1: 63, " &
"BB_1: 64, " &
"WR_1: 67, " &
"RD_1: 68, " &
"BG_1: 71, " &
"A: (72, 73, 76, 77, 78, 79, 82, 83, 84, 85, 88, 89, 92, 93, 94, 97,98,99),"
&
"AVCC: (74, 80, 86), " &
"AGND: (75, 81, 87, 96), " &
"D: (100, 101, 102, 105, 106, 107, 108, 109, 110, 113, 114, 115, 116,
117, 118, 121, " &
"122,123,124,125,128,131,132,133),"&
"DVCC: (103, 111, 119, 129), " &
"DGND: (104, 112, 120, 130), " &
"MODD: 134, " &
"MODC: 135, " &
"MODB: 136, " &
"MODA: 137, " &
"SDO41_1: 138, " &
"TDO: 139, " &
"TDI: 140, " &
"TCK: 141, " &
"TMS: 142, " &
"MOSI: 143, " &
"SDA: 144 ";

```

```

attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (20.0e6, BOTH);

attribute INSTRUCTION_LENGTH of DSP56367 : entity is 4;

attribute INSTRUCTION_OPCODE of DSP56367 : entity is
    "EXTTEST (0000)," &
    "SAMPLE (0001)," &
    "IDCODE (0010)," &
    "CLAMP (0101)," &
    "HIGHZ (0100)," &
    "ENABLE_ONCE (0110)," &
    "DEBUG_REQUEST(0111)," &
    "BYPASS (1111)";

attribute INSTRUCTION_CAPTURE of DSP56367 : entity is "0001";
attribute IDCODE_REGISTER of DSP56367 : entity is
    "0000" & -- version
    "000111" & -- manufacturer's use
    "0001101111" & -- sequence number
    "00000001110" & -- manufacturer identity
    "1"; -- 1149.1 requirement

attribute REGISTER_ACCESS of DSP56367 : entity is
    "ONCE[8] (ENABLE_ONCE,DEBUG_REQUEST)" ;

attribute BOUNDARY_LENGTH of DSP56367 : entity is 154;

attribute BOUNDARY_REGISTER of DSP56367 : entity is
--      num      cell,port, func, safe, [ccell dis rslt]
    "0 (BC_1,*, control, 1)," &
    "1 (BC_6, SDO41_1, bidir, X, 0, 1, Z)," &
    "2 (BC_1, MODA, input, X)," &
    "3 (BC_1, MODB, input, X)," &
    "4 (BC_1, MODC, input, X)," &
    "5 (BC_1, MODD, input, X)," &
    "6 (BC_6, D(23), bidir, 1, 15, 1, Z)," &
    "7 (BC_6, D(22), bidir, X, 15, 1, Z)," &
    "8 (BC_6, D(21), bidir, X, 15, 1, Z)," &
    "9 (BC_6, D(20), bidir, X, 15, 1, Z)," &
    "10 (BC_6, D(19), bidir, X, 15, 1, Z)," &
    "11 (BC_6, D(18), bidir, X, 15, 1, Z)," &
    "12 (BC_6, D(17), bidir, X, 15, 1, Z)," &
    "13 (BC_6, D(16), bidir, X, 15, 1, Z)," &
    "14 (BC_6, D(15), bidir, X, 15, 1, Z)," &
    "15 (BC_1, *, control, 1)," &
    "16 (BC_6, D(14), bidir, X, 15, 1, Z)," &
    "17 (BC_6, D(13), bidir, X, 15, 1, Z)," &
    "18 (BC_6, D(12), bidir, X, 15, 1, Z)," &
    "19 (BC_6, D(11), bidir, X, 28, 1, Z)," &
    "20 (BC_6, D(10), bidir, X, 28, 1, Z)," &
    "21 (BC_6, D(9), bidir, X, 28, 1, Z)," &

```



```

"22 (BC_6, D(8), bidir, X, 28, 1, Z)," &
"23 (BC_6, D(7), bidir, X, 28, 1, Z)," &
"24 (BC_6, D(6), bidir, X, 28, 1, Z)," &
"25 (BC_6, D(5), bidir, X, 28, 1, Z)," &
"26 (BC_6, D(4), bidir, X, 28, 1, Z)," &
"27 (BC_6, D(3), bidir, X, 28, 1, Z)," &
"28 (BC_1, *, control, 1)," &
"29 (BC_6, D(2), bidir, X, 28, 1, Z)," &
"30 (BC_6, D(1), bidir, X, 28, 1, Z)," &
"31 (BC_6, D(0), bidir, X, 28, 1, Z)," &
"32 (BC_1, A(17), output3, X, 35, 1, Z)," &
"33 (BC_1, A(16), output3, X, 35, 1, Z)," &
"34 (BC_1, A(15), output3, X, 35, 1, Z)," &
"35 (BC_1, *, control, 1)," &
"36 (BC_1, A(14), output3, X, 35, 1, Z)," &
"37 (BC_1, A(13), output3, X, 35, 1, Z)," &
"38 (BC_1, A(12), output3, X, 35, 1, Z)," &
"39 (BC_1, A(11), output3, X, 35, 1, Z)," &
"40 (BC_1, A(10), output3, X, 35, 1, Z)," &
"41 (BC_1, A(9), output3, X, 35, 1, Z)," &
"42 (BC_1, A(8), output3, X, 45, 1, Z)," &
"43 (BC_1, A(7), output3, X, 45, 1, Z)," &
"44 (BC_1, A(6), output3, X, 45, 1, Z)," &
"45 (BC_1, *, control, 1)," &
"46 (BC_1, A(5), output3, X, 45, 1, Z)," &
"47 (BC_1, A(4), output3, X, 45, 1, Z)," &
"48 (BC_1, A(3), output3, X, 45, 1, Z)," &
"49 (BC_1, A(2), output3, X, 45, 1, Z)," &
"50 (BC_1, A(1), output3, X, 45, 1, Z)," &
"51 (BC_1, A(0), output3, X, 45, 1, Z)," &
"52 (BC_1, BG_1, input, X)," &
"53 (BC_1, *, control, 1)," &
"54 (BC_1, AA(0), output3, X, 53, 1, Z)," &
"55 (BC_1, *, control, 1)," &
"56 (BC_1, AA(1), output3, X, 55, 1, Z)," &
"57 (BC_1, RD_1, output3, X, 70, 1, Z)," &
"58 (BC_1, WR_1, output3, X, 70, 1, Z)," &
"59 (BC_1, *, control, 1)," &
"60 (BC_6, BB_1, bidir, X, 59, 1, Z)," &
"61 (BC_1, BR_1, output2, X)," &
"62 (BC_1, TA_1, input, X)," &
"63 (BC_1, PINIT, input, X)," &
"64 (BC_1, *, control, 1)," &
"65 (BC_6, SCKR_1, bidir, X, 64, 1, Z)," &
"66 (BC_1, *, control, 1)," &
"67 (BC_1, AA(3), output3, X, 66, 1, Z)," &
"68 (BC_1, *, control, 1)," &
"69 (BC_6, FSR_1, bidir, X, 68, 1, Z)," &
"70 (BC_1, *, control, 1)," &
"71 (BC_1, EXTAL, input, X)," &
"72 (BC_1, *, control, 1)," &
"73 (BC_6, SCKT_1, bidir, X, 72, 1, Z)," &
"74 (BC_1, *, control, 1)," &
"75 (BC_1, CAS_1, output3, X, 74, 1, Z)," &
"76 (BC_1, *, control, 1)," &

```

```

"77 (BC_1, AA(2), output3, X, 76, 1, Z)," &
"78 (BC_1, *, control, 1)," &
"79 (BC_6, FST_1, bidir, X, 78, 1, Z)," &
"80 (BC_1, *, control, 1)," &
"81 (BC_6, SDO50_1, bidir, X, 80, 1, Z)," &
"82 (BC_1, RESET_1, input, X)," &
"83 (BC_1, *, control, 1)," &
"84 (BC_6, HP(0), bidir, X, 83, 1, Z)," &
"85 (BC_1, *, control, 1)," &
"86 (BC_6, HP(1), bidir, X, 85, 1, Z)," &
"87 (BC_1, *, control, 1)," &
"88 (BC_6, HP(2), bidir, X, 87, 1, Z)," &
"89 (BC_1, *, control, 1)," &
"90 (BC_6, HP(3), bidir, X, 89, 1, Z)," &
"91 (BC_1, *, control, 1)," &
"92 (BC_6, HP(4), bidir, X, 91, 1, Z)," &
"93 (BC_1, *, control, 1)," &
"94 (BC_6, HP(5), bidir, X, 93, 1, Z)," &
"95 (BC_1, *, control, 1)," &
"96 (BC_6, HP(6), bidir, X, 95, 1, Z)," &
"97 (BC_1, *, control, 1)," &
"98 (BC_6, HP(7), bidir, X, 97, 1, Z)," &
"99 (BC_1, *, control, 1)," &
"100 (BC_6, HP(8), bidir, X, 99, 1, Z)," &
"101 (BC_1, *, control, 1)," &
"102 (BC_6, HP(9), bidir, X, 101, 1, Z)," &
"103 (BC_1, *, control, 1)," &
"104 (BC_6, HP(10), bidir, X, 103, 1, Z)," &
"105 (BC_1, *, control, 1)," &
"106 (BC_6, HP(13), bidir, X, 105, 1, Z)," &
"107 (BC_1, *, control, 1)," &
"108 (BC_6, TIO, bidir, X, 107, 1, Z)," &
"109 (BC_1, *, control, 1)," &
"110 (BC_6, ACI, bidir, X, 109, 1, Z)," &
"111 (BC_1, *, control, 1)," &
"112 (BC_6, ADO, bidir, X, 111, 1, Z)," &
"113 (BC_1, *, control, 1)," &
"114 (BC_6, HP(14), bidir, X, 113, 1, Z)," &
"115 (BC_1, *, control, 1)," &
"116 (BC_6, HP(15), bidir, X, 115, 1, Z)," &
"117 (BC_1, *, control, 1)," &
"118 (BC_6, HP(11), bidir, X, 117, 1, Z)," &
"119 (BC_1, *, control, 1)," &
"120 (BC_6, HP(12), bidir, X, 119, 1, Z)," &
"121 (BC_1, *, control, 1)," &
"122 (BC_6, HSCKR, bidir, X, 121, 1, Z)," &
"123 (BC_1, *, control, 1)," &
"124 (BC_6, HSCKT, bidir, X, 123, 1, Z)," &
"125 (BC_1, *, control, 1)," &
"126 (BC_6, SCKR, bidir, X, 125, 1, Z)," &
"127 (BC_1, *, control, 1)," &
"128 (BC_6, SCKT, bidir, X, 127, 1, Z)," &
"129 (BC_1, *, control, 1)," &
"130 (BC_6, FSR, bidir, X, 129, 1, Z)," &
"131 (BC_1, *, control, 1)," &

```

```

"132 (BC_6, FST, bidir, X, 131, 1, Z)," &
"133 (BC_1, *, control, 1)," &
"134 (BC_6, SDOI50, bidir, X, 133, 1, Z)," &
"135 (BC_1, *, control, 1)," &
"136 (BC_6, SDOI41, bidir, X, 135, 1, Z)," &
"137 (BC_1, *, control, 1)," &
"138 (BC_6, SDOI32, bidir, X, 137, 1, Z)," &
"139 (BC_1, *, control, 1)," &
"140 (BC_6, SDOI23, bidir, X, 139, 1, Z)," &
"141 (BC_1, *, control, 1)," &
"142 (BC_6, SDO1, bidir, X, 141, 1, Z)," &
"143 (BC_1, *, control, 1)," &
"144 (BC_6, SDO0, bidir, X, 143, 1, Z)," &
"145 (BC_1, *, control, 1)," &
"146 (BC_6, HREQ_1, bidir, X, 145, 1, Z)," &
"147 (BC_1, SS_1, input, X)," &
"148 (BC_1, *, control, 1)," &
"149 (BC_6, SCK, bidir, X, 148, 1, Z)," &
"150 (BC_1, *, control, 1)," &
"151 (BC_6, SDA, bidir, X, 150, 1, Z)," &
"152 (BC_1, *, control, 1)," &
"153 (BC_6, MOSI, bidir, X, 152, 1, Z)";

```

```
end DSP56367;
```

NOTES

Appendix D Programmer's Reference

D.1 Introduction

This section has been compiled as a reference for programmers. It contains a table showing the addresses of all the DSPs memory-mapped peripherals, an interrupt address table, an interrupt exception priority table, a quick reference to the host interface, and programming sheets for the major programmable registers on the DSP.

D.1.1 Peripheral Addresses

[Table D-1](#) lists the memory addresses of all on-chip peripherals.

D.1.2 Interrupt Addresses

[Table D-2](#) lists the interrupt starting addresses and sources.

D.1.3 Interrupt Priorities

[Table D-3](#) lists the priorities of specific interrupts within interrupt priority levels.

D.1.4 Host Interface Quick Reference

[Table D-4](#) is a quick reference guide to the host interface (HDI08).

D.1.5 Programming Sheets

The remaining figures describe major programmable registers on the DSP56367.

D.2 Internal I/O Memory MAP

Table D-1. Internal I/O Memory Map

Peripheral	Address	Register Name
IPR	X:\$FFFFFFF	INTERRUPT PRIORITY REGISTER CORE (IPR-C)
	X:\$FFFFFFE	INTERRUPT PRIORITY REGISTER PERIPHERAL (IPR-P)
PLL	X:\$FFFFFFD	PLL CONTROL REGISTER (PCTL)
ONCE	X:\$FFFFFFC	ONCE GDB REGISTER (OGDB)

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
BIU	X:\$FFFFFFB	BUS CONTROL REGISTER (BCR)
	X:\$FFFFFFA	DRAM CONTROL REGISTER (DCR)
	X:\$FFFFFF9	ADDRESS ATTRIBUTE REGISTER 0 (AAR0)
	X:\$FFFFFF8	ADDRESS ATTRIBUTE REGISTER 1 (AAR1)
	X:\$FFFFFF7	ADDRESS ATTRIBUTE REGISTER 2 (AAR2)
	X:\$FFFFFF6	ADDRESS ATTRIBUTE REGISTER 3 (AAR3) [pin not available]
	X:\$FFFFFF5	ID REGISTER (IDR)
DMA	X:\$FFFFF4	DMA STATUS REGISTER (DSTR)
	X:\$FFFFF3	DMA OFFSET REGISTER 0 (DOR0)
	X:\$FFFFF2	DMA OFFSET REGISTER 1 (DOR1)
	X:\$FFFFF1	DMA OFFSET REGISTER 2 (DOR2)
	X:\$FFFFF0	DMA OFFSET REGISTER 3 (DOR3)
DMA0	X:\$FFFFEF	DMA SOURCE ADDRESS REGISTER (DSR0)
	X:\$FFFFEE	DMA DESTINATION ADDRESS REGISTER (DDR0)
	X:\$FFFFED	DMA COUNTER (DCO0)
	X:\$FFFFEC	DMA CONTROL REGISTER (DCR0)
DMA1	X:\$FFFFEB	DMA SOURCE ADDRESS REGISTER (DSR1)
	X:\$FFFFEA	DMA DESTINATION ADDRESS REGISTER (DDR1)
	X:\$FFFFE9	DMA COUNTER (DCO1)
	X:\$FFFFE8	DMA CONTROL REGISTER (DCR1)
DMA2	X:\$FFFFE7	DMA SOURCE ADDRESS REGISTER (DSR2)
	X:\$FFFFE6	DMA DESTINATION ADDRESS REGISTER (DDR2)
	X:\$FFFFE5	DMA COUNTER (DCO2)
	X:\$FFFFE4	DMA CONTROL REGISTER (DCR2)
DMA3	X:\$FFFFE3	DMA SOURCE ADDRESS REGISTER (DSR3)
	X:\$FFFFE2	DMA DESTINATION ADDRESS REGISTER (DDR3)
	X:\$FFFFE1	DMA COUNTER (DCO3)
	X:\$FFFFE0	DMA CONTROL REGISTER (DCR3)
DMA4	X:\$FFFFDF	DMA SOURCE ADDRESS REGISTER (DSR4)
	X:\$FFFFDE	DMA DESTINATION ADDRESS REGISTER (DDR4)
	X:\$FFFFDD	DMA COUNTER (DCO4)
	X:\$FFFFDC	DMA CONTROL REGISTER (DCR4)

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
DMA5	X:\$FFFFDB	DMA SOURCE ADDRESS REGISTER (DSR5)
	X:\$FFFFDA	DMA DESTINATION ADDRESS REGISTER (DDR5)
	X:\$FFFFD9	DMA COUNTER (DCO5)
	X:\$FFFFD8	DMA CONTROL REGISTER (DCR5)
PORT D	X:\$FFFFD7	PORT D CONTROL REGISTER (PCRD)
	X:\$FFFFD6	PORT D DIRECTION REGISTER (PRRD)
	X:\$FFFFD5	PORT D DATA REGISTER (PDRD)
DAX	X:\$FFFFD4	DAX STATUS REGISTER (XSTR)
	X:\$FFFFD3	DAX AUDIO DATA REGISTER B (XADRB)
	X:\$FFFFD2	DAX AUDIO DATA REGISTER A (XADRA)
	X:\$FFFFD1	DAX NON-AUDIO DATA REGISTER (XNADR)
	X:\$FFFFD0	DAX CONTROL REGISTER (XCTR)
	X:\$FFFFCF	<i>Reserved</i>
	X:\$FFFFCE	<i>Reserved</i>
	X:\$FFFFCD	<i>Reserved</i>
	X:\$FFFFCC	<i>Reserved</i>
	X:\$FFFFCB	<i>Reserved</i>
	X:\$FFFFCA	<i>Reserved</i>
PORT B	X:\$FFFFC9	HOST PORT GPIO DATA REGISTER (HDR)
	X:\$FFFFC8	HOST PORT GPIO DIRECTION REGISTER (HDDR)
HDI08	X:\$FFFFC7	HOST TRANSMIT REGISTER (HOTX)
	X:\$FFFFC6	HOST RECEIVE REGISTER (HORX)
	X:\$FFFFC5	HOST BASE ADDRESS REGISTER (HBAR)
	X:\$FFFFC4	HOST PORT CONTROL REGISTER (HPCR)
	X:\$FFFFC3	HOST STATUS REGISTER (HSR)
	X:\$FFFFC2	HOST CONTROL REGISTER (HCR)
	X:\$FFFFC1	<i>Reserved</i>
	X:\$FFFFC0	<i>Reserved</i>
PORT C	X:\$FFFFBF	PORT C CONTROL REGISTER (PCRC)
	X:\$FFFFBE	PORT C DIRECTION REGISTER (PRRC)
	X:\$FFFFBD	PORT C GPIO DATA REGISTER (PDRC)

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name	
ESAI	X:\$FFFFBC	ESAI RECEIVE SLOT MASK REGISTER B (RSMB)	
	X:\$FFFFBB	ESAI RECEIVE SLOT MASK REGISTER A (RSMA)	
	X:\$FFFFBA	ESAI TRANSMIT SLOT MASK REGISTER B (TSMB)	
	X:\$FFFFB9	ESAI TRANSMIT SLOT MASK REGISTER A (TSMA)	
	X:\$FFFFB8	ESAI RECEIVE CLOCK CONTROL REGISTER (RCCR)	
	X:\$FFFFB7	ESAI RECEIVE CONTROL REGISTER (RCR)	
	X:\$FFFFB6	ESAI TRANSMIT CLOCK CONTROL REGISTER (TCCR)	
	X:\$FFFFB5	ESAI TRANSMIT CONTROL REGISTER (TCR)	
	X:\$FFFFB4	ESAI COMMON CONTROL REGISTER (SAICR)	
	X:\$FFFFB3	ESAI STATUS REGISTER (SAISR)	
	X:\$FFFFB2	<i>Reserved</i>	
	X:\$FFFFB1	<i>Reserved</i>	
	X:\$FFFFB0	<i>Reserved</i>	
	X:\$FFFFAF	<i>Reserved</i>	
	X:\$FFFFAE	<i>Reserved</i>	
	X:\$FFFFAD	<i>Reserved</i>	
	X:\$FFFFAC	<i>Reserved</i>	
	X:\$FFFFAB	ESAI RECEIVE DATA REGISTER 3 (RX3)	
	X:\$FFFFAA	ESAI RECEIVE DATA REGISTER 2 (RX2)	
	X:\$FFFFA9	ESAI RECEIVE DATA REGISTER 1 (RX1)	
	X:\$FFFFA8	ESAI RECEIVE DATA REGISTER 0 (RX0)	
	X:\$FFFFA7	<i>Reserved</i>	
	X:\$FFFFA6	ESAI TIME SLOT REGISTER (TSR)	
	X:\$FFFFA5	ESAI TRANSMIT DATA REGISTER 5 (TX5)	
	X:\$FFFFA4	ESAI TRANSMIT DATA REGISTER 4 (TX4)	
	X:\$FFFFA3	ESAI TRANSMIT DATA REGISTER 3 (TX3)	
	X:\$FFFFA2	ESAI TRANSMIT DATA REGISTER 2 (TX2)	
	X:\$FFFFA1	ESAI TRANSMIT DATA REGISTER 1 (TX1)	
	X:\$FFFFA0	ESAI TRANSMIT DATA REGISTER 0 (TX0)	
		X:\$FFFF9F	<i>Reserved</i>
		X:\$FFFF9E	<i>Reserved</i>
		X:\$FFFF9D	<i>Reserved</i>
	X:\$FFFF9C	<i>Reserved</i>	

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
	X:\$FFFF9B	<i>Reserved</i>
	X:\$FFFF9A	<i>Reserved</i>
	X:\$FFFF99	<i>Reserved</i>
	X:\$FFFF98	<i>Reserved</i>
	X:\$FFFF97	<i>Reserved</i>
	X:\$FFFF96	<i>Reserved</i>
	X:\$FFFF95	<i>Reserved</i>
SHI	X:\$FFFF94	SHI RECEIVE FIFO (HRX)
	X:\$FFFF93	SHI TRANSMIT REGISTER (HTX)
	X:\$FFFF92	SHI I ² C SLAVE ADDRESS REGISTER (HSAR)
	X:\$FFFF91	SHI CONTROL/STATUS REGISTER (HCSR)
	X:\$FFFF90	SHI CLOCK CONTROL REGISTER (HCKR)
TRIPLE TIMER	X:\$FFFF8F	TIMER 0 CONTROL/STATUS REGISTER (TCSR0)
	X:\$FFFF8E	TIMER 0 LOAD REGISTER (TLR0)
	X:\$FFFF8D	TIMER 0 COMPARE REGISTER (TCPR0)
	X:\$FFFF8C	TIMER 0 COUNT REGISTER (TCR0)
	X:\$FFFF8B	TIMER 1 CONTROL/STATUS REGISTER (TCSR1)
	X:\$FFFF8A	TIMER 1 LOAD REGISTER (TLR1)
	X:\$FFFF89	TIMER 1 COMPARE REGISTER (TCPR1)
	X:\$FFFF88	TIMER 1 COUNT REGISTER (TCR1)
	X:\$FFFF87	TIMER 2 CONTROL/STATUS REGISTER (TCSR2)
	X:\$FFFF86	TIMER 2 LOAD REGISTER (TLR2)
	X:\$FFFF85	TIMER 2 COMPARE REGISTER (TCPR2)
	X:\$FFFF84	TIMER 2 COUNT REGISTER (TCR2)
	X:\$FFFF83	TIMER PRESCALER LOAD REGISTER (TPLR)
	X:\$FFFF82	TIMER PRESCALER COUNT REGISTER (TPCR)
	X:\$FFFF81	<i>Reserved</i>
	X:\$FFFF80	<i>Reserved</i>
ESAI MUX PIN CONTROL	Y:\$FFFFAF	ESAI MUX PIN CONTROL REGISTER (EMUXR)
	Y:\$FFFFAE	<i>Reserved</i>
	Y:\$FFFFAD	<i>Reserved</i>
	Y:\$FFFFAC	<i>Reserved</i>
	Y:\$FFFFAB	<i>Reserved</i>

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
	Y:\$FFFFAA	<i>Reserved</i>
	Y:\$FFFFA9	<i>Reserved</i>
	Y:\$FFFFA8	<i>Reserved</i>
	Y:\$FFFFA7	<i>Reserved</i>
	Y:\$FFFFA6	<i>Reserved</i>
	Y:\$FFFFA5	<i>Reserved</i>
	Y:\$FFFFA4	<i>Reserved</i>
	Y:\$FFFFA3	<i>Reserved</i>
	Y:\$FFFFA2	<i>Reserved</i>
	Y:\$FFFFA1	<i>Reserved</i>
	Y:\$FFFFA0	<i>Reserved</i>
PORT E	Y:\$FFFF9F	PORT E CONTROL REGISTER (PCRE)
	Y:\$FFFF9E	PORT E DIRECTION REGISTER (PRRE)
	Y:\$FFFF9D	PORT E GPIO DATA REGISTER (PDRE)

Table D-1. Internal I/O Memory Map (continued)

Peripheral	Address	Register Name
ESAI_1	Y:\$FFFF9C	ESAI_1 RECEIVE SLOT MASK REGISTER B (RSMB_1)
	Y:\$FFFF9B	ESAI_1 RECEIVE SLOT MASK REGISTER A (RSMA_1)
	Y:\$FFFF9A	ESAI_1 TRANSMIT SLOT MASK REGISTER B (TSMB_1)
	Y:\$FFFF99	ESAI_1 TRANSMIT SLOT MASK REGISTER A (TSMA_1)
	Y:\$FFFF98	ESAI_1 RECEIVE CLOCK CONTROL REGISTER (RCCR_1)
	Y:\$FFFF97	ESAI_1 RECEIVE CONTROL REGISTER (RCR_1)
	Y:\$FFFF96	ESAI_1 TRANSMIT CLOCK CONTROL REGISTER (TCCR_1)
	Y:\$FFFF95	ESAI_1 TRANSMIT CONTROL REGISTER (TCR_1)
	Y:\$FFFF94	ESAI_1 COMMON CONTROL REGISTER (SAICR_1)
	Y:\$FFFF93	ESAI_1 STATUS REGISTER (SAISR_1)
	Y:\$FFFF92	<i>Reserved</i>
	Y:\$FFFF91	<i>Reserved</i>
	Y:\$FFFF90	<i>Reserved</i>
	Y:\$FFFF8F	<i>Reserved</i>
	Y:\$FFFF8E	<i>Reserved</i>
	Y:\$FFFF8D	<i>Reserved</i>
	Y:\$FFFF8C	<i>Reserved</i>
	Y:\$FFFF8B	ESAI_1 RECEIVE DATA REGISTER 3 (RX3_1)
	Y:\$FFFF8A	ESAI_1 RECEIVE DATA REGISTER 2 (RX2_1)
	Y:\$FFFF89	ESAI_1 RECEIVE DATA REGISTER 1 (RX1_1)
	Y:\$FFFF88	ESAI_1 RECEIVE DATA REGISTER 0 (RX0_1)
	Y:\$FFFF87	<i>Reserved</i>
	Y:\$FFFF86	ESAI_1 TIME SLOT REGISTER (TSR_1)
	Y:\$FFFF85	ESAI_1 TRANSMIT DATA REGISTER 5 (TX5_1)
	Y:\$FFFF84	ESAI_1 TRANSMIT DATA REGISTER 4 (TX4_1)
	Y:\$FFFF83	ESAI_1 TRANSMIT DATA REGISTER 3 (TX3_1)
	Y:\$FFFF82	ESAI_1 TRANSMIT DATA REGISTER 2 (TX2_1)
	Y:\$FFFF81	ESAI_1 TRANSMIT DATA REGISTER 1 (TX1_1)
	Y:\$FFFF80	ESAI_1 TRANSMIT DATA REGISTER 0 (TX0_1)

D.3 Interrupt Vector Addresses

Table D-2. DSP56367 Interrupt Vectors

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$00	3	Hardware $\overline{\text{RESET}}$
VBA:\$02	3	Stack Error
VBA:\$04	3	Illegal Instruction
VBA:\$06	3	Debug Request Interrupt
VBA:\$08	3	Trap
VBA:\$0A	3	Non-Maskable Interrupt ($\overline{\text{NMI}}$)
VBA:\$0C	3	Reserved For Future Level-3 Interrupt Source
VBA:\$0E	3	Reserved For Future Level-3 Interrupt Source
VBA:\$10	0 - 2	IRQA
VBA:\$12	0 - 2	IRQB
VBA:\$14	0 - 2	IRQC
VBA:\$16	0 - 2	IRQD
VBA:\$18	0 - 2	DMA Channel 0
VBA:\$1A	0 - 2	DMA Channel 1
VBA:\$1C	0 - 2	DMA Channel 2
VBA:\$1E	0 - 2	DMA Channel 3
VBA:\$20	0 - 2	DMA Channel 4
VBA:\$22	0 - 2	DMA Channel 5
VBA:\$24	0 - 2	<i>Reserved</i>
VBA:\$26	0 - 2	<i>Reserved</i>
VBA:\$28	0 - 2	DAX Underrun Error
VBA:\$2A	0 - 2	DAX Block Transferred
VBA:\$2C	0 - 2	<i>Reserved</i>
VBA:\$2E	0 - 2	DAX Audio Data Empty
VBA:\$30	0 - 2	ESAI Receive Data
VBA:\$32	0 - 2	ESAI Receive Even Data
VBA:\$34	0 - 2	ESAI Receive Data With Exception Status
VBA:\$36	0 - 2	ESAI Receive Last Slot
VBA:\$38	0 - 2	ESAI Transmit Data
VBA:\$3A	0 - 2	ESAI Transmit Even Data
VBA:\$3C	0 - 2	ESAI Transmit Data with Exception Status
VBA:\$3E	0 - 2	ESAI Transmit Last Slot

Table D-2. DSP56367 Interrupt Vectors (continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$40	0 - 2	SHI Transmit Data
VBA:\$42	0 - 2	SHI Transmit Underrun Error
VBA:\$44	0 - 2	SHI Receive FIFO Not Empty
VBA:\$46	0 - 2	<i>Reserved</i>
VBA:\$48	0 - 2	SHI Receive FIFO Full
VBA:\$4A	0 - 2	SHI Receive Overrun Error
VBA:\$4C	0 - 2	SHI Bus Error
VBA:\$4E	0 - 2	<i>Reserved</i>
VBA:\$50	0 - 2	<i>Reserved</i>
VBA:\$52	0 - 2	<i>Reserved</i>
VBA:\$54	0 - 2	TIMER0 Compare
VBA:\$56	0 - 2	TIMER0 Overflow
VBA:\$58	0 - 2	TIMER1 Compare
VBA:\$5A	0 - 2	TIMER1 Overflow
VBA:\$5C	0 - 2	TIMER2 Compare
VBA:\$5E	0 - 2	TIMER2 Overflow
VBA:\$60	0 - 2	Host Receive Data Full
VBA:\$62	0 - 2	Host Transmit Data Empty
VBA:\$64	0 - 2	Host Command (Default)
VBA:\$66	0 - 2	<i>Reserved</i>
VBA:\$68	0 - 2	<i>Reserved</i>
VBA:\$6A	0 - 2	<i>Reserved</i>
VBA:\$6C	0 - 2	<i>Reserved</i>
VBA:\$6E	0 - 2	<i>Reserved</i>
VBA:\$70	0 - 2	ESAI_1 Receive Data
VBA:\$72	0 - 2	ESAI_1 Receive Even Data
VBA:\$74	0 - 2	ESAI_1 Receive Data With Exception Status
VBA:\$76	0 - 2	ESAI_1 Receive Last Slot
VBA:\$78	0 - 2	ESAI_1 Transmit Data
VBA:\$7A	0 - 2	ESAI_1 Transmit Even Data
VBA:\$7C	0 - 2	ESAI_1 Transmit Data with Exception Status
VBA:\$7E	0 - 2	ESAI_1 Transmit Last Slot
VBA:\$80	0 - 2	<i>Reserved</i>

Table D-2. DSP56367 Interrupt Vectors (continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
:	:	:
VBA:\$FE	0 - 2	<i>Reserved</i>

D.4 Interrupt Source Priorities (within an IPL)

Table D-3. Interrupt Sources Priorities Within an IPL

Priority	Interrupt Source
Level 3 (Nonmaskable)	
Highest	Hardware $\overline{\text{RESET}}$
	Stack Error
	Illegal Instruction
	Debug Request Interrupt
	Trap
Lowest	Non-Maskable Interrupt
Levels 0, 1, 2 (Maskable)	
Highest	$\overline{\text{IRQA}}$ (External Interrupt)
	$\overline{\text{IRQB}}$ (External Interrupt)
	$\overline{\text{IRQC}}$ (External Interrupt)
	$\overline{\text{IRQD}}$ (External Interrupt)
	DMA Channel 0 Interrupt
	DMA Channel 1 Interrupt
	DMA Channel 2 Interrupt
	DMA Channel 3 Interrupt
	DMA Channel 4 Interrupt
	DMA Channel 5 Interrupt
	ESAI Receive Data with Exception Status
	ESAI Receive Even Data
	ESAI Receive Data

Table D-3. Interrupt Sources Priorities Within an IPL (continued)

Priority	Interrupt Source
	ESAI Receive Last Slot
	ESAI Transmit Data with Exception Status
	ESAI Transmit Last Slot
	ESAI Transmit Even Data
	ESAI Transmit Data
	SHI Bus Error
	SHI Receive Overrun Error
	SHI Transmit Underrun Error
	SHI Receive FIFO Full
	SHI Transmit Data
	SHI Receive FIFO Not Empty
	HOST Command Interrupt
	HOST Receive Data Interrupt
	HOST Transmit Data Interrupt
	DAX Transmit Underrun Error
	DAX Block Transferred
	DAX Transmit Register Empty
	TIMER0 Overflow Interrupt
	TIMER0 Compare Interrupt
	TIMER1 Overflow Interrupt
	TIMER1 Compare Interrupt
	TIMER2 Overflow Interrupt
	TIMER2 Compare Interrupt
	ESAI_1 Receive Data with Exception Status
	ESAI_1 Receive Even Data
	ESAI_1 Receive Data
	ESAI_1 Receive Last Slot

Table D-3. Interrupt Sources Priorities Within an IPL (continued)

Priority	Interrupt Source
	ESAI_1 Transmit Data with Exception Status
	ESAI_1 Transmit Last Slot
	ESAI_1 Transmit Even Data
Lowest	ESAI_1 Transmit Data

D.5 Host Interface—Quick Reference

Table D-4. HDI08 Programming Model

Reg	Bit					Comments	Reset Type		
	Num	Mnemonic	Name	Val	Function		HW / SW	IR	ST
DSP SIDE									
HCR	0	HRIE	Receive Interrupt Enable	0	HRRQ interrupt disabled		0	-	-
				1	HRRQ interrupt enabled				
	1	HTIE	Transmit Interrupt Enable	0	HTRQ interrupt disabled		0	-	-
				1	HTRQ interrupt enabled				
	2	HCIE	Host Command Interrupt Enable	0	HCP interrupt disabled		0	-	-
				1	HCP interrupt enabled				
3	HF2	Host Flag 2				0			
4	HF3	Host Flag 3				0	-	-	
7-5	HDM[2:0]	Host DMA Mode	000	DMA operation disabled		000			
			100	DMA operation enabled					
			001	24-bit host-to-DSP DMA enabled					
			010	16-bit host-to-DSP DMA enabled					
			011	8-bit host-to-DSP DMA enabled					
			101	24-bit DSP-to-host DMA enabled					
			110	16-bit DSP-to-host DMA enabled					
			111	8-bit DSP-to-host DMA enabled					

Table D-4. HDI08 Programming Model (continued)

Reg	Bit					Comments	Reset Type		
	Num	Mnemonic	Name	Val	Function		HW / SW	IR	ST
HPCR	0	HGEN	Host GPIO Enable	0	GPIO pin disconnected		0	-	-
				1	GPIO pins active				
	1	HA8EN	Host Address Line 8 Enable	0	HA8/HA1 = GPIO	this bit is treated as 1 if HMUX=0	0	-	-
				1	HA8/HA1 = HA8/HA1	this bit is treated as 0 if HEN=0			
	2	HA9EN	Host Address Line 9 Enable	0	HA9/HA2 = GPIO	this bit is treated as 1 if HMUX=0	0	-	-
				1	HA9/HA2 = HA9/HA2	this bit is treated as 0 if HEN=0			
	3	HCSEN	Host Chip Select Enable	0	HCS/HA10 = GPIO	this bit is treated as 0 if HEN=0	0	-	-
				1	HCS/HA10 = HCS/HA10				
	4	HREN	Host Request Enable	0	HOREQ/HTRQ = GPIO HACK/HRRQ=GPIO	this bit is treated as 0 if HEN=0	0	-	-
				1	HOREQ/HTRQ=HOREQ/HTRQ HACK/HRRQ=HACK/HRRQ				
	5	HAEN	Host Acknowledge Enable	0	HACK/HRRQ = GPIO	this bit is ignored if HDRQ=1	0	-	-
				1	HACK/HRRQ= HACK	this bit is treated as 0 if HREN=0 this bit is treated as 0 if HEN=0			
	6	HEN	Host Enable	0	Host Port=GPIO		0	-	-
				1	Host Port Active				
	8	HROD	Host Request Open Drain	0	HOREQ/HTRQ/HRRQ=driven	this bit is ignored if HEN=0	0	-	-
1				HOREQ/HTRQ/HRRQ=open drain					
9	HDSP	Host Data Strobe Polarity	0	HDS/HRD/HWR active low	this bit is ignored if HEN=0	0	-	-	
			1	HDS/HRD/HWR active high					
10	HASP	Host Address Strobe Polarity	0	HAS active low	this bit is ignored if HEN=0	0	-	-	
			1	HAS active high					
11	HMUX	Host Multiplexed Bus	0	Seperate address and data lines	this bit is ignored if HEN=0	0	-	-	
			1	Multiplexed address/data					
12	HDDS	Host Dual Data Strobe	0	Single Data Strobe (HDS)	this bit is ignored if HEN=0	0	-	-	
			1	Double Data Strobe (HWR, HRD)					
13	HCSP	Host Chip Select Polarity	0	HCS active low	this bit is ignored if HEN=0	0	-	-	
			1	HCSactive high					
14	HRP	Host Request polarity	0	HOREQ/HTRQ/HRRQ active low	this bit is ignored if HEN=0	0	-	-	
			1	HOREQ/HTRQ/HRRQ active high					
15	HAP	Host Acknowledge Polarity	0	HACK active low	this bit is ignored if HEN=0	0	-	-	
			1	HACK active high					

Table D-4. HDI08 Programming Model (continued)

Reg	Bit					Comments	Reset Type		
	Num	Mnemonic	Name	Val	Function		HW / SW	IR	ST
HSR	0	HRDF	Host Receive Data Full	0 1	no receive data to be read receive data register is full		0	0	0
	1	HTDE	Host Transmit Data Empty	1 0	transmit data register empty transmit data reg. not empty		1	1	1
	2	HCP	Host Command Pending	0 1	no host command pending host command pending		0	0	0
	3	HF0	Host Flag0				0	-	-
	4	HF1	Host Flag1				0	-	-
	7	DMA	DMA Status	0 1	DMA mode disabled DMA mode enabled		0	-	-
HBAR	7-0	BA10-BA3	Host base Address Register				\$80		
HORX	23-0		DSP Receive Data Register				empty		
HOTX	23-0		DSP Transmit Data Register				empty		
HDR	15-0	D15-D0	GPIO Pin Data				\$000 0	-	-
HDDR	15-0	DR15-DR0	GPIO Pin Direction	0 1	Input Output		\$000 0	-	-
Host Side									
ICR	0	RREQ	Receive Request Enable	0 1	HRRQ interrupt disabled HRRQ interrupt enabled		0	-	-
	1	TREQ	Transmit Request Enable	0 1	HTRQ interrupt disabled HTRQ interrupt enabled		0	-	-
	2	HDRQ	Double Host Request	0 1	HOREQ/HTRQ=HOREQ, HACK/HRRQ=HACK HOREQ/HTRQ=HTRQ, HACK/HRRQ=HRRQ	available if HDM2-HDM0=000	0	-	-
	3	HF0	Host Flag 0				0	-	-
	4	HF1	Host Flag 1				0	-	-
	5	HLEND	Host Little Endian	0 1	“Big Endian” order “Little Endian” order	available if HDM2-HDM0=000	0	-	-
	6-5	HM1-HM0	Host Mode Control	00 01 10 11	Interrupt Mode 24-bit DMA enabled 16-bit DMA enabled 8-bit DMA enabled	available if HDM2-HDM0=100	00	-	-
	7	INIT	Initialize	1	Reset data paths according to TREQ and RREQ	cleared by HDI08 hardware	0	-	-

Table D-4. HDI08 Programming Model (continued)

Reg	Bit					Comments	Reset Type		
	Num	Mnemonic	Name	Val	Function		HW / SW	IR	ST
ISR	0	RXDF	Receive Data Register	0	host receive register is empty		0	0	0
			Full	1	host receive register is full				
	1	TXDE	Transmit Data Register	1	host transmit register empty		1	1	1
			Empty	0	host transmit register full				
	2	TRDY	Transmitter Ready	1	transmit FIFO (6 deep) is empty		1	1	1
				0	transmit FIFO is not empty				
3	HF2	Host Flag2				0	-	-	
4	HF3	Host Flag3				0	-	-	
7	HREQ	Host Request	0	$\overline{\text{HOREQ}}$ pin is deasserted		0	0	0	
			1	$\overline{\text{HOREQ}}$ pin is asserted (if enabled)					
CVR	6-0	HV6-HV0	Host Command Vector			default vector	\$2A	-	-
	7	HC	Host Command	0	no host command pending	cleared by HDI08 hardware when the HC int. req. is serviced	0	0	0
1	1	host command pending							
RXH/M /L	7-0		Host Receive Data Register				empty		
TXH/M /L	7-0		Host Transmit Data Register				empty		
IVR	7-0	IV7-IV0	Interrupt Register		68000 family vector register		\$0F	-	-

D.6 Programming Sheets

The worksheets shown on the following pages contain listings of major programmable registers for the DSP56367. The programming sheets are grouped into the following order:

- Central Processor
- Host Interface (HDI08)
- Serial Host Interface (SHI)
- Two Enhanced Serial Audio Interfaces (ESAI and ESAI_1)
- Digital Audio Interface (DAX)
- Timer/Event Controller (TEC)
- GPIO (Ports B-E)

Each sheet provides room to write in the value of each bit and the hexadecimal value for each register. Programmers can photocopy these sheets and reuse them for each application development project.

For details on the instruction set of the DSP56300 family chips, see the *DSP56300 Family Manual*.

Application: _____

Date: _____
 Programmer: _____




Figure D-1. Status Register (SR)

Application: _____

Date: _____
 Programmer: _____




Figure D-2. Operating Mode Register (OMR)

Application: _____

Date: _____

Programmer: _____





Figure D-3. Interrupt Priority Register-Core (IPR-C)

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 5



Application: _____ Date: _____
 _____ Programmer: _____




Figure D-5. Phase Lock Loop Control Register (PCTL)

Application: _____ Date: _____
 _____ Programmer: _____

Sheet 1 of 6





Figure D-6. Host Receive and Host Transmit Data Registers

Application: _____

Date: _____

Programmer: _____



Application: _____ Date: _____

Programmer: _____

Sheet 3 of 6





Figure D-8. Host Base Address and Host Port Control

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 6



Application: _____

Date: _____

Programmer: _____

Sheet 5 of 6




Figure D-10. Host Interrupt Vector and Command Vector

Application: _____

Date: _____

Programmer: _____




Figure D-11. Host Receive and Transmit Byte Registers

Application: _____

Date: _____

Programmer: _____




Figure D-12. SHI Slave Address and Clock Control Registers

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 3




Figure D-13. SHI Transmit and Receive Data Registers

Application: _____

Date: _____

Programmer: _____

Sheet 3 of 3




Figure D-14. SHI Host Control/Status Register

Application: _____

Date: _____

Programmer: _____




Figure D-15. ESAI Transmit Clock Control Register

AA1777

Application: _____ Date: _____

Programmer: _____




Figure D-16. ESAI Transmit Control Register

Application: _____

Date: _____

Programmer: _____




Figure D-17. ESAI Receive Clock Control Register

Application: _____ Date: _____

Programmer: _____




Figure D-18. ESAI Receive Control Register

Application: _____ Date: _____

Programmer: _____




Figure D-19. ESAI Common Control Register

Application: _____

Date: _____

Programmer: _____




Figure D-20. ESAI Status Register

Application: _____

Date: _____

Programmer: _____

ESAI_1

EMUXR - ESAI_1 Multiplex Control Register
 Y: \$FFFFAF Reset: \$000000

EMUXR ESAI/ESAI_1 Pin Selection

EMUXR bit	ESAI pin	ESAI_1 pin
EMUX0	SDO0 [PC11]	disconnected
EMUX0	disconnected	SDO0_1 [PE11]
EMUX1	SDO1 [PC10]	disconnected
EMUX1	disconnected	SDO1_1 [PE10]
EMUX2	SDO2/SDI3 [PC9]	disconnected
EMUX2	disconnected	SDO2_1/SDI3_1 [PE9]
EMUX3	SDO3/SDI2 [PC8]	disconnected
EMUX3	disconnected	SDO3_1/SDI2_1 [PE8]

Description
Reserved





Figure D-21. ESAI_1 Multiplex Control Register

Application: _____

Date: _____

Programmer: _____



AA1777

Figure D-22. ESAI_1 Transmit Clock Control Register

Application: _____ Date: _____

Programmer: _____




Figure D-23. ESAI_1 Transmit Control Register

Application: _____

Date: _____

Programmer: _____




Figure D-24. ESAI_1 Receive Clock Control Register

Application: _____

Date: _____

Programmer: _____




Figure D-25. ESAI_1 Receive Control Register

Application: _____ Date: _____

Programmer: _____




Figure D-26. ESAI_1 Common Control Register

Application: _____

Date: _____

Programmer: _____




Figure D-27. ESAI_1 Status Register

Application: _____ Date: _____

Programmer: _____

Sheet 1 of 2




Figure D-28. DAX Non-Audio Data Register

Application: _____

Date: _____

Programmer: _____




Figure D-29. DAX Control and Status Registers

Application: _____

Date: _____
 Programmer: _____

Sheet 1 of 3





Figure D-30. Timer Prescaler Load and Prescaler Count Registers (TPLR, TPCR)

Application: _____

Date: _____

Programmer: _____



Application: _____

Date: _____
 Programmer: _____

Sheet 3 of 3




Figure D-32. Timer Load, Compare and Count Registers

Application: _____

Date: _____
 Programmer: _____




Figure D-33. GPIO Port B

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 4




Figure D-34. GPIO Port C

Application: _____

Date: _____

Programmer: _____

Sheet 3 of 4

GPIO

Port D (DAX)

	23...6	5	4	3	2	1	0
Port D Control Register (PCRD) X:\$FFFFFFD7 Read/Write Reset = \$0	*	*	*	*	*	PC1	PC0
	0	0	0	0	0		

* = Reserved, Program as 0

	23...6	5	4	3	2	1	0
Port D Direction Register (PRRD) X:\$FFFFFFD6 Read/Write Reset = \$0	*	*	*	*	*	PDC1	PDC0
	0	0	0	0	0		

* = Reserved, Program as 0

PCn = 0 & PDCn = 0 -> Port pin PDn disconnected

PCn = 1 & PDCn = 0 -> Port pin PDn configured as input

PCn = 0 & PDCn = 1 -> Port pin PDn configured as output

PCn = 1 & PDCn = 1 -> Port pin configured as DAX

	23...6	5	4	3	2	1	0
Port D GPIO Data Register (PDRD) X:\$FFFFFFD5 Read/Write Reset = \$0	*	*	*	*	*	PD1	PD0
	0	0	0	0	0		

* = Reserved, Program as 0

If port pin n is GPIO input, then PDn reflects the value on port pin n

if port pin n is GPIO output, then value written to PDn is reflected on port pin n

Figure D-35. GPIO Port D

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 4




Figure D-36. GPIO Port E



NOTES

Appendix E Power Consumption Benchmark

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```

;*****;*****
*****

;* ;* CHECKS   Typical Power Consumption

;*****

        page      200,55,0,0,0
        nolist

I_VEC EQU $000000    ; Interrupt vectors for program debug only
START EQU $8000      ; MAIN (external) program starting address
INT_PROG EQU $100    ; INTERNAL program memory starting address
INT_XDAT EQU $0      ; INTERNAL X-data memory starting address
INT_YDAT EQU $0      ; INTERNAL Y-data memory starting address

        INCLUDE "ioequ.asm"
        INCLUDE "intequ.asm"

        list

        org      P:START

;
        movewp #0123FF,x:M_BCR; BCR: Area 3 : 1 w.s (SRAM)
; Default: 1 w.s (SRAM)
;
        movewp #0d0000,x:M_PCTL          ; XTAL disable
                                ; PLL enable
                                ; CLKOUT disable

;
; Load the program
;
        move     #INT_PROG,r0
        move     #PROG_START,r1
        do      #(PROG_END-PROG_START),PLOAD_LOOP
        move     p:(r1)+,x0
        move     x0,p:(r0)+
        nop

PLOAD_LOOP
;
; Load the X-data
;
        move     #INT_XDAT,r0
        move     #XDAT_START,r1

```

```

        do      # (XDAT_END-XDAT_START), XLOAD_LOOP
        move    p: (r1)+, x0
        move    x0, x: (r0)+
XLOAD_LOOP
;
; Load the Y-data
;
        move    #INT_YDAT, r0
        move    #YDAT_START, r1
        do      # (YDAT_END-YDAT_START), YLOAD_LOOP
        move    p: (r1)+, x0
        move    x0, y: (r0)+
YLOAD_LOOP
;

        jmp     INT_PROG

PROG_START
        move    #$0, r0
        move    #$0, r4
        move    #$3f, m0
        move    #$3f, m4
;
        clr     a
        clr     b
        move    #$0, x0
        move    #$0, x1
        move    #$0, y0
        move    #$0, y1
        bset    #4, omr          ; ebd
;
sbr      dor     #60, _end
        mac     x0, y0, a      x: (r0)+, x1          y: (r4)+, y1
        mac     x1, y1, a      x: (r0)+, x0          y: (r4)+, y0
        add     a, b
        mac     x0, y0, a      x: (r0)+, x1
        mac     x1, y1, a          y: (r4)+, y0
        move    b1, x: $ff
_end
        bra     sbr
        nop
        nop
        nop
        nop
PROG_END
        nop
        nop

XDAT_START
;
        org     x: 0
        dc     $262EB9
        dc     $86F2FE
        dc     $E56A5F
        dc     $616CAC

```

dc \$8FFD75
 dc \$9210A
 dc \$A06D7B
 dc \$CEA798
 dc \$8DFBF1
 dc \$A063D6
 dc \$6C6657
 dc \$C2A544
 dc \$A3662D
 dc \$A4E762
 dc \$84F0F3
 dc \$E6F1B0
 dc \$B3829
 dc \$8BF7AE
 dc \$63A94F
 dc \$EF78DC
 dc \$242DE5
 dc \$A3E0BA
 dc \$EBAB6B
 dc \$8726C8
 dc \$CA361
 dc \$2F6E86
 dc \$A57347
 dc \$4BE774
 dc \$8F349D
 dc \$A1ED12
 dc \$4BFCE3
 dc \$EA26E0
 dc \$CD7D99
 dc \$4BA85E
 dc \$27A43F
 dc \$A8B10C
 dc \$D3A55
 dc \$25EC6A
 dc \$2A255B
 dc \$A5F1F8
 dc \$2426D1
 dc \$AE6536
 dc \$CBBC37
 dc \$6235A4
 dc \$37F0D
 dc \$63BEC2
 dc \$A5E4D3
 dc \$8CE810
 dc \$3FF09
 dc \$60E50E
 dc \$CFFB2F
 dc \$40753C
 dc \$8262C5
 dc \$CA641A
 dc \$EB3B4B
 dc \$2DA928
 dc \$AB6641
 dc \$28A7E6
 dc \$4E2127

```

dc      $482FD4
dc      $7257D
dc      $E53C72
dc      $1A8C3
dc      $E27540
XDAT_END

YDAT_START
;      org      y:0
dc      $5B6DA
dc      $C3F70B
dc      $6A39E8
dc      $81E801
dc      $C666A6
dc      $46F8E7
dc      $AAEC94
dc      $24233D
dc      $802732
dc      $2E3C83
dc      $A43E00
dc      $C2B639
dc      $85A47E
dc      $ABFDDF
dc      $F3A2C
dc      $2D7CF5
dc      $E16A8A
dc      $ECB8FB
dc      $4BED18
dc      $43F371
dc      $83A556
dc      $E1E9D7
dc      $ACA2C4
dc      $8135AD
dc      $2CE0E2
dc      $8F2C73
dc      $432730
dc      $A87FA9
dc      $4A292E
dc      $A63CCF
dc      $6BA65C
dc      $E06D65
dc      $1AA3A
dc      $A1B6EB
dc      $48AC48
dc      $EF7AE1
dc      $6E3006
dc      $62F6C7
dc      $6064F4
dc      $87E41D
dc      $CB2692
dc      $2C3863
dc      $C6BC60
dc      $43A519
dc      $6139DE
dc      $ADF7BF

```

```
dc      $4B3E8C
dc      $6079D5
dc      $E0F5EA
dc      $8230DB
dc      $A3B778
dc      $2BFE51
dc      $E0A6B6
dc      $68FFB7
dc      $28F324
dc      $8F2E8D
dc      $667842
dc      $83E053
dc      $A1FD90
dc      $6B2689
dc      $85B68E
dc      $622EAF
dc      $6162BC
dc      $E4A245
```

YDAT_END

NOTES

Appendix F IBIS Model

```
[IBIS ver]      2.1
[File name]    56367.ibs
[File Rev]     0.0
[Date]        29/6/2000
[Component]    56367
[Manufacturer] Freescale
[Package]
|variable      typ          min          max
R_pkg         45m          22m          75m
L_pkg         2.5nH         1.1nH        4.3nH
C_pkg         1.3pF          1.2pF        1.4pF
```

```
[Pin]signal_name model_name
1 sck             ip5b_io
2 ss_             ip5b_io
3 hreq_           ip5b_io
4 sdo0            ip5b_io
5 sdo1            ip5b_io
6 sdoi23          ip5b_io
7 sdoi32          ip5b_io
8 svcc            power
9 sgnd            gnd
10 sdoi41         ip5b_io
11 sdoi50         ip5b_io
12 fst            ip5b_io
13 fsr            ip5b_io
14 sckt           ip5b_io
15 sckr           ip5b_io
16 hsckt          ip5b_io
17 hsckr          ip5b_io
18 qvcc1          power
19 gnd            gnd
20 qvcch          power
21 hp12           ip5b_io
22 hp11           ip5b_io
23 hp15           ip5b_io
24 hp14           ip5b_io
25 svcc           power
26 sgnd           gnd
27 ado            ip5b_io
28 aci            ip5b_io
29 tio            ip5b_io
30 hp13           ip5b_io
31 hp10           ip5b_io
32 hp9            ip5b_io
33 hp8            ip5b_io
```

34	hp7	ip5b_io
35	hp6	ip5b_io
36	hp5	ip5b_io
37	hp4	ip5b_io
38	svcc	power
39	sgnd	gnd
40	hp3	ip5b_io
41	hp2	ip5b_io
42	hp1	ip5b_io
43	hp0	ip5b_io
44	ires_	ip5b_i
45	pvcc	power
46	pcap	power
47	pgnd	gnd
48	sdo5	ipbw_io
49	qvcc	power
50	fst_1	ipbw_io
51	aa2	icbc_o
52	cas_	icbc_o
53	sck_1	ipbw_io
54	qgnd	gnd
55	cxtldis_	iexlh_i
56	qvcc1	power
57	cvcc	power
58	cgnd	gnd
59	fsr_1	ipbw_io
60	sckr1	ipbw_io
61	nmi_	ipbw_i
62	ta_	icbc_o
63	br_	icbc_o
64	bb_	icbc_o
65	cvcc	power
66	cgnd	gnd
67	wr_	icbc_o
68	rd_	icbc_o
69	aa1	icbc_o
70	aa0	icbc_o
71	bg_	icbc_o
72	eab0	icba_o
73	eab1	icba_o
74	avcc	power
75	agnd	gnd
76	eab2	icba_o
77	eab3	icba_o
78	eab4	icba_o
79	eab5	icba_o
80	avcc	power
81	agnd	gnd
82	eab6	icba_o
83	eab7	icba_o
84	eab8	icba_o
85	eab9	icba_o
86	avcc	power
87	agnd	gnd
88	eab10	icba_o

89	eab11	icba_o
90	qgnd	gnd
91	qvcc	power
92	eab12	icba_o
93	eab13	icba_o
94	eab14	icba_o
95	qvcc	power
96	agnd	gnd
97	eab15	icba_o
98	eab16	icba_o
99	eab17	icba_o
100	edb0	icba_io
101	edb1	icba_io
102	edb2	icba_io
103	dvcc	power
104	dgnd	gnd
105	edb3	icba_io
106	edb4	icba_io
107	edb5	icba_io
108	edb6	icba_io
109	edb7	icba_io
110	edb8	icba_io
111	dvcc	power
112	dgnd	gnd
113	edb9	icba_io
114	edb10	icba_io
115	edb11	icba_io
116	edb12	icba_io
117	edb13	icba_io
118	edb14	icba_io
119	dvcc	power
120	dgnd	gnd
121	edb15	icba_io
122	edb16	icba_io
123	edb17	icba_io
124	edb18	icba_io
125	edb19	icba_io
126	qvcc1	power
127	qgnd	gnd
128	edb20	icba_io
129	dvcc	power
130	dgnd	gnd
131	edb21	icba_io
132	edb22	icba_io
133	edb23	icba_io
134	irqd_	ip5b_i
135	irqc_	ip5b_i
136	irqb_	ip5b_i
137	irqa_	ip5b_i
138	sdo4_1	ip5b_io
139	tdo	ip5b_o
140	tdi	ip5b_i
141	tck	ip5b_i
142	tms	ip5b_i
143	mosi	ip5b_io

```

144 sda                ip5b_io
|
[Model]                ip5b_i
Model_type             Input
Polarity               Non-Inverting
Vinl= 0.8000v
Vinh= 2.000v
C_comp                5.00pF          5.00pF          5.00pF
|
|
[Voltage Range]       3.3v          3v          3.6v
[GND_clamp]
|voltage              I (typ)          I (min)          I (max)
|
-3.30e+00            -5.21e+02      -3.65e+02      -5.18e+02
-3.10e+00            -4.69e+02      -3.30e+02      -4.67e+02
-2.90e+00            -4.18e+02      -2.94e+02      -4.16e+02
-2.70e+00            -3.67e+02      -2.59e+02      -3.65e+02
-2.50e+00            -3.16e+02      -2.23e+02      -3.14e+02
-2.30e+00            -2.65e+02      -1.88e+02      -2.63e+02
-2.10e+00            -2.14e+02      -1.52e+02      -2.12e+02
-1.90e+00            -1.63e+02      -1.17e+02      -1.61e+02
-1.70e+00            -1.13e+02      -9.25e+01      -1.10e+02
-1.50e+00            -7.83e+01      -6.88e+01      -7.58e+01
-1.30e+00            -4.43e+01      -4.52e+01      -4.17e+01
-1.10e+00            -1.02e+01      -2.15e+01      -7.67e+00
-9.00e-01            -9.69e-03      -1.18e+00      -7.81e-03
-7.00e-01            -2.83e-04      -5.70e-03      -8.42e-04
-5.00e-01            -1.35e-06      -4.53e-05      -1.00e-05
-3.00e-01            -1.31e-09      -3.74e-07      -8.58e-09
-1.00e-01            -2.92e-11      -3.00e-09      -3.64e-11
0.000e+00            -2.44e-11      -5.14e-10      -2.79e-11
|
|
[Model]                ip5b_io
Model_type             I/O
Polarity               Non-Inverting
Vinl= 0.8000v
Vinh= 2.000v
C_comp                5.00pF          5.00pF          5.00pF
|
|
[Voltage Range]       3.3v          3v          3.6v
[Pulldown]
|voltage              I (typ)          I (min)          I (max)
|
-3.30e+00            -5.21e+02      -3.65e+02      -5.18e+02
-3.10e+00            -4.69e+02      -3.30e+02      -4.67e+02
-2.90e+00            -4.18e+02      -2.94e+02      -4.16e+02
-2.70e+00            -3.67e+02      -2.59e+02      -3.65e+02
-2.50e+00            -3.16e+02      -2.23e+02      -3.14e+02
-2.30e+00            -2.65e+02      -1.88e+02      -2.63e+02
-2.10e+00            -2.14e+02      -1.52e+02      -2.12e+02
-1.90e+00            -1.63e+02      -1.17e+02      -1.61e+02
-1.70e+00            -1.13e+02      -9.25e+01      -1.10e+02

```

-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.69e+00
-9.00e-01	-5.10e-02	-1.18e+00	-5.63e-02
-7.00e-01	-3.65e-02	-2.25e-02	-4.28e-02
-5.00e-01	-2.65e-02	-1.38e-02	-3.12e-02
-3.00e-01	-1.62e-02	-8.35e-03	-1.91e-02
-1.00e-01	-5.49e-03	-2.80e-03	-6.52e-03
1.000e-01	5.377e-03	2.744e-03	6.427e-03
3.000e-01	1.516e-02	7.871e-03	1.823e-02
5.000e-01	2.370e-02	1.252e-02	2.869e-02
7.000e-01	3.098e-02	1.667e-02	3.776e-02
9.000e-01	3.700e-02	2.026e-02	4.544e-02
1.100e+00	4.175e-02	2.324e-02	5.171e-02
1.300e+00	4.531e-02	2.553e-02	5.660e-02
1.500e+00	4.779e-02	2.709e-02	6.023e-02
1.700e+00	4.935e-02	2.803e-02	6.271e-02
1.900e+00	5.013e-02	2.851e-02	6.419e-02
2.100e+00	5.046e-02	2.876e-02	6.494e-02
2.300e+00	5.063e-02	2.892e-02	6.525e-02
2.500e+00	5.075e-02	2.904e-02	6.540e-02
2.700e+00	5.085e-02	2.912e-02	6.549e-02
2.900e+00	5.090e-02	2.876e-02	6.555e-02
3.100e+00	4.771e-02	2.994e-02	6.561e-02
3.300e+00	4.525e-02	3.321e-02	6.182e-02
3.500e+00	4.657e-02	3.570e-02	6.049e-02
3.700e+00	4.904e-02	3.801e-02	6.178e-02
3.900e+00	5.221e-02	4.029e-02	6.450e-02
4.100e+00	5.524e-02	4.253e-02	6.659e-02
4.300e+00	5.634e-02	4.463e-02	6.867e-02
4.500e+00	5.751e-02	4.645e-02	6.970e-02
4.700e+00	5.634e-02	4.786e-02	6.938e-02
4.900e+00	5.648e-02	4.881e-02	6.960e-02
5.100e+00	5.664e-02	4.912e-02	6.983e-02
5.300e+00	5.679e-02	4.795e-02	7.005e-02
5.500e+00	5.693e-02	4.679e-02	7.026e-02
5.700e+00	5.707e-02	4.688e-02	7.049e-02
5.900e+00	5.722e-02	4.700e-02	7.074e-02
6.100e+00	5.741e-02	4.712e-02	7.105e-02
6.300e+00	5.766e-02	4.723e-02	7.147e-02
6.500e+00	5.801e-02	4.733e-02	7.205e-02
6.600e+00	5.824e-02	4.737e-02	7.242e-02
[Pullup]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.922e-04	2.177e-04	4.123e-04
-3.10e+00	2.881e-04	2.175e-04	4.021e-04
-2.90e+00	2.853e-04	2.173e-04	3.946e-04
-2.70e+00	2.836e-04	2.172e-04	3.893e-04
-2.50e+00	2.825e-04	2.171e-04	3.857e-04
-2.30e+00	2.819e-04	2.170e-04	3.834e-04
-2.10e+00	2.815e-04	2.169e-04	3.820e-04
-1.90e+00	2.813e-04	2.167e-04	3.812e-04
-1.70e+00	2.812e-04	2.520e-04	3.808e-04

-1.50e+00	2.811e-04	3.078e-02	3.806e-04
-1.30e+00	2.810e-04	2.684e-02	3.804e-04
-1.10e+00	2.809e-04	2.277e-02	3.802e-04
-9.00e-01	2.808e-04	1.864e-02	3.801e-04
-7.00e-01	2.997e-04	1.447e-02	3.799e-04
-5.00e-01	1.750e-02	1.031e-02	3.797e-04
-3.00e-01	1.048e-02	6.181e-03	3.776e-04
-1.00e-01	3.487e-03	2.084e-03	4.568e-03
1.000e-01	-3.40e-03	-2.03e-03	-4.22e-03
3.000e-01	-9.69e-03	-5.71e-03	-1.24e-02
5.000e-01	-1.52e-02	-8.99e-03	-1.95e-02
7.000e-01	-2.02e-02	-1.19e-02	-2.61e-02
9.000e-01	-2.46e-02	-1.43e-02	-3.21e-02
1.100e+00	-2.84e-02	-1.62e-02	-3.73e-02
1.300e+00	-3.14e-02	-1.77e-02	-4.18e-02
1.500e+00	-3.37e-02	-1.88e-02	-4.55e-02
1.700e+00	-3.55e-02	-1.95e-02	-4.85e-02
1.900e+00	-3.68e-02	-2.00e-02	-5.09e-02
2.100e+00	-3.78e-02	-2.04e-02	-5.27e-02
2.300e+00	-3.85e-02	-2.07e-02	-5.41e-02
2.500e+00	-3.91e-02	-2.10e-02	-5.51e-02
2.700e+00	-3.96e-02	-2.12e-02	-5.60e-02
2.900e+00	-4.01e-02	-2.15e-02	-5.67e-02
3.100e+00	-4.04e-02	-2.17e-02	-5.74e-02
3.300e+00	-4.08e-02	-2.18e-02	-5.79e-02
3.500e+00	-4.11e-02	-2.20e-02	-5.84e-02
3.700e+00	-4.14e-02	-2.78e-02	-5.89e-02
3.900e+00	-4.17e-02	-1.20e+00	-5.94e-02
4.100e+00	-4.32e-02	-2.15e+01	-5.98e-02
4.300e+00	-4.08e-01	-4.52e+01	-6.10e-02
4.500e+00	-2.73e+01	-6.89e+01	-6.84e-02
4.700e+00	-6.13e+01	-9.25e+01	-7.73e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.18e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.18e+02	-4.41e+02
[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02

```

-1.50e+00  -7.83e+01  -6.88e+01  -7.58e+01
-1.30e+00  -4.43e+01  -4.52e+01  -4.17e+01
-1.10e+00  -1.02e+01  -2.15e+01  -7.67e+00
-9.00e-01  -9.69e-03  -1.18e+00  -7.81e-03
-7.00e-01  -2.83e-04  -5.70e-03  -8.42e-04
-5.00e-01  -1.35e-06  -4.53e-05  -1.00e-05
-3.00e-01  -1.31e-09  -3.74e-07  -8.58e-09
-1.00e-01  -2.92e-11  -3.00e-09  -3.64e-11
0.000e+00  -2.44e-11  -5.14e-10  -2.79e-11
|
[Ramp]
R_load = 50.00
|voltage      I (typ)      I (min)      I (max)
|
|
dV/dt_r      1.030/0.465    0.605/0.676    1.320/0.366
|
|
dV/dt_f      1.290/0.671    0.829/0.122    1.520/0.431
|
|
[Model]      ip5b_o
Model_type   3-state
Polarity     Non-Inverting
C_comp       5.00pF         5.00pF         5.00pF
|
|
[Voltage Range]  3.3v      3v      3.6v
[Pulldown]
|voltage      I (typ)      I (min)      I (max)
|
-3.30e+00  -5.21e+02  -3.65e+02  -5.18e+02
-3.10e+00  -4.69e+02  -3.30e+02  -4.67e+02
-2.90e+00  -4.18e+02  -2.94e+02  -4.16e+02
-2.70e+00  -3.67e+02  -2.59e+02  -3.65e+02
-2.50e+00  -3.16e+02  -2.23e+02  -3.14e+02
-2.30e+00  -2.65e+02  -1.88e+02  -2.63e+02
-2.10e+00  -2.14e+02  -1.52e+02  -2.12e+02
-1.90e+00  -1.63e+02  -1.17e+02  -1.61e+02
-1.70e+00  -1.13e+02  -9.25e+01  -1.10e+02
-1.50e+00  -7.83e+01  -6.88e+01  -7.58e+01
-1.30e+00  -4.43e+01  -4.52e+01  -4.17e+01
-1.10e+00  -1.02e+01  -2.15e+01  -7.69e+00
-9.00e-01  -5.10e-02  -1.18e+00  -5.63e-02
-7.00e-01  -3.65e-02  -2.25e-02  -4.28e-02
-5.00e-01  -2.65e-02  -1.38e-02  -3.12e-02
-3.00e-01  -1.62e-02  -8.35e-03  -1.91e-02
-1.00e-01  -5.49e-03  -2.80e-03  -6.52e-03
1.000e-01  5.377e-03  2.744e-03  6.427e-03
3.000e-01  1.516e-02  7.871e-03  1.823e-02
5.000e-01  2.370e-02  1.252e-02  2.869e-02
7.000e-01  3.098e-02  1.667e-02  3.776e-02
9.000e-01  3.700e-02  2.026e-02  4.544e-02
1.100e+00  4.175e-02  2.324e-02  5.171e-02
1.300e+00  4.531e-02  2.553e-02  5.660e-02

```

1.500e+00	4.779e-02	2.709e-02	6.023e-02
1.700e+00	4.935e-02	2.803e-02	6.271e-02
1.900e+00	5.013e-02	2.851e-02	6.419e-02
2.100e+00	5.046e-02	2.876e-02	6.494e-02
2.300e+00	5.063e-02	2.892e-02	6.525e-02
2.500e+00	5.075e-02	2.904e-02	6.540e-02
2.700e+00	5.085e-02	2.912e-02	6.549e-02
2.900e+00	5.090e-02	2.876e-02	6.555e-02
3.100e+00	4.771e-02	2.994e-02	6.561e-02
3.300e+00	4.525e-02	3.321e-02	6.182e-02
3.500e+00	4.657e-02	3.570e-02	6.049e-02
3.700e+00	4.904e-02	3.801e-02	6.178e-02
3.900e+00	5.221e-02	4.029e-02	6.450e-02
4.100e+00	5.524e-02	4.253e-02	6.659e-02
4.300e+00	5.634e-02	4.463e-02	6.867e-02
4.500e+00	5.751e-02	4.645e-02	6.970e-02
4.700e+00	5.634e-02	4.786e-02	6.938e-02
4.900e+00	5.648e-02	4.881e-02	6.960e-02
5.100e+00	5.664e-02	4.912e-02	6.983e-02
5.300e+00	5.679e-02	4.795e-02	7.005e-02
5.500e+00	5.693e-02	4.679e-02	7.026e-02
5.700e+00	5.707e-02	4.688e-02	7.049e-02
5.900e+00	5.722e-02	4.700e-02	7.074e-02
6.100e+00	5.741e-02	4.712e-02	7.105e-02
6.300e+00	5.766e-02	4.723e-02	7.147e-02
6.500e+00	5.801e-02	4.733e-02	7.205e-02
6.600e+00	5.824e-02	4.737e-02	7.242e-02

[Pullup] voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.922e-04	2.177e-04	4.123e-04
-3.10e+00	2.881e-04	2.175e-04	4.021e-04
-2.90e+00	2.853e-04	2.173e-04	3.946e-04
-2.70e+00	2.836e-04	2.172e-04	3.893e-04
-2.50e+00	2.825e-04	2.171e-04	3.857e-04
-2.30e+00	2.819e-04	2.170e-04	3.834e-04
-2.10e+00	2.815e-04	2.169e-04	3.820e-04
-1.90e+00	2.813e-04	2.167e-04	3.812e-04
-1.70e+00	2.812e-04	2.520e-04	3.808e-04
-1.50e+00	2.811e-04	3.078e-02	3.806e-04
-1.30e+00	2.810e-04	2.684e-02	3.804e-04
-1.10e+00	2.809e-04	2.277e-02	3.802e-04
-9.00e-01	2.808e-04	1.864e-02	3.801e-04
-7.00e-01	2.997e-04	1.447e-02	3.799e-04
-5.00e-01	1.750e-02	1.031e-02	3.797e-04
-3.00e-01	1.048e-02	6.181e-03	3.776e-04
-1.00e-01	3.487e-03	2.084e-03	4.568e-03
1.000e-01	-3.40e-03	-2.03e-03	-4.22e-03
3.000e-01	-9.69e-03	-5.71e-03	-1.24e-02
5.000e-01	-1.52e-02	-8.99e-03	-1.95e-02
7.000e-01	-2.02e-02	-1.19e-02	-2.61e-02
9.000e-01	-2.46e-02	-1.43e-02	-3.21e-02
1.100e+00	-2.84e-02	-1.62e-02	-3.73e-02
1.300e+00	-3.14e-02	-1.77e-02	-4.18e-02

1.500e+00	-3.37e-02	-1.88e-02	-4.55e-02
1.700e+00	-3.55e-02	-1.95e-02	-4.85e-02
1.900e+00	-3.68e-02	-2.00e-02	-5.09e-02
2.100e+00	-3.78e-02	-2.04e-02	-5.27e-02
2.300e+00	-3.85e-02	-2.07e-02	-5.41e-02
2.500e+00	-3.91e-02	-2.10e-02	-5.51e-02
2.700e+00	-3.96e-02	-2.12e-02	-5.60e-02
2.900e+00	-4.01e-02	-2.15e-02	-5.67e-02
3.100e+00	-4.04e-02	-2.17e-02	-5.74e-02
3.300e+00	-4.08e-02	-2.18e-02	-5.79e-02
3.500e+00	-4.11e-02	-2.20e-02	-5.84e-02
3.700e+00	-4.14e-02	-2.78e-02	-5.89e-02
3.900e+00	-4.17e-02	-1.20e+00	-5.94e-02
4.100e+00	-4.32e-02	-2.15e+01	-5.98e-02
4.300e+00	-4.08e-01	-4.52e+01	-6.10e-02
4.500e+00	-2.73e+01	-6.89e+01	-6.84e-02
4.700e+00	-6.13e+01	-9.25e+01	-7.73e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.18e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.18e+02	-4.41e+02

|

[GND_clamp]

voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.21e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.61e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00
-9.00e-01	-9.69e-03	-1.18e+00	-7.81e-03
-7.00e-01	-2.83e-04	-5.70e-03	-8.42e-04
-5.00e-01	-1.35e-06	-4.53e-05	-1.00e-05
-3.00e-01	-1.31e-09	-3.74e-07	-8.58e-09
-1.00e-01	-2.92e-11	-3.00e-09	-3.64e-11
0.000e+00	-2.44e-11	-5.14e-10	-2.79e-11

|

[Ramp]

R_load = 50.00			
voltage	I (typ)	I (min)	I (max)

dV/dt_r	1.030/0.465	0.605/0.676	1.320/0.366
dV/dt_f	1.290/0.671	0.829/0.122	1.520/0.431
[Model]	icba_io		
Model_type	I/O		
Polarity	Non-Inverting		
Vinl=	0.8000v		
Vinh=	2.000v		
C_comp	5.00pF	5.00pF	5.00pF
[Voltage Range]	3.3v	3v	3.6v
[Pulldown]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.68e+00
-9.00e-01	-2.70e-02	-1.19e+00	-2.90e-02
-7.00e-01	-1.32e-02	-1.25e-02	-1.63e-02
-5.00e-01	-9.33e-03	-4.69e-03	-1.10e-02
-3.00e-01	-5.75e-03	-2.81e-03	-6.76e-03
-1.00e-01	-1.97e-03	-9.48e-04	-2.32e-03
1.000e-01	1.945e-03	9.285e-04	2.307e-03
3.000e-01	5.507e-03	2.640e-03	6.599e-03
5.000e-01	8.649e-03	4.168e-03	1.048e-02
7.000e-01	1.136e-02	5.504e-03	1.393e-02
9.000e-01	1.364e-02	6.636e-03	1.693e-02
1.100e+00	1.547e-02	7.551e-03	1.950e-02
1.300e+00	1.688e-02	8.240e-03	2.162e-02
1.500e+00	1.299e-01	6.458e-02	2.331e-02
1.700e+00	1.366e-01	6.746e-02	1.755e-01
1.900e+00	1.404e-01	6.916e-02	1.847e-01
2.100e+00	1.423e-01	7.006e-02	1.907e-01
2.300e+00	1.433e-01	7.059e-02	1.940e-01
2.500e+00	1.440e-01	7.098e-02	1.958e-01
2.700e+00	1.445e-01	7.128e-02	1.970e-01
2.900e+00	1.450e-01	7.154e-02	1.979e-01
3.100e+00	1.454e-01	7.176e-02	1.986e-01
3.300e+00	1.458e-01	7.196e-02	1.993e-01
3.500e+00	1.461e-01	7.223e-02	1.999e-01
3.700e+00	1.464e-01	8.810e-02	2.004e-01
3.900e+00	1.469e-01	2.589e+00	2.009e-01

4.100e+00	1.490e-01	1.451e+01	2.015e-01
4.300e+00	1.501e+00	2.658e+01	2.030e-01
4.500e+00	1.813e+01	3.866e+01	2.385e-01
4.700e+00	3.540e+01	5.076e+01	9.563e+00
4.900e+00	5.269e+01	6.461e+01	2.682e+01
5.100e+00	7.541e+01	8.261e+01	4.409e+01
5.300e+00	1.012e+02	1.006e+02	6.258e+01
5.500e+00	1.270e+02	1.186e+02	8.836e+01
5.700e+00	1.527e+02	1.366e+02	1.141e+02
5.900e+00	1.785e+02	1.546e+02	1.399e+02
6.100e+00	2.043e+02	1.726e+02	1.657e+02
6.300e+00	2.301e+02	1.906e+02	1.915e+02
6.500e+00	2.559e+02	2.086e+02	2.173e+02
6.600e+00	2.688e+02	2.176e+02	2.302e+02
[Pullup]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.686e+02	1.905e+02	2.686e+02
-3.10e+00	2.428e+02	1.725e+02	2.428e+02
-2.90e+00	2.170e+02	1.545e+02	2.170e+02
-2.70e+00	1.912e+02	1.365e+02	1.912e+02
-2.50e+00	1.655e+02	1.185e+02	1.655e+02
-2.30e+00	1.397e+02	1.005e+02	1.397e+02
-2.10e+00	1.139e+02	8.253e+01	1.139e+02
-1.90e+00	8.814e+01	6.454e+01	8.814e+01
-1.70e+00	6.237e+01	5.068e+01	6.237e+01
-1.50e+00	4.389e+01	3.859e+01	4.389e+01
-1.30e+00	2.662e+01	2.651e+01	2.662e+01
-1.10e+00	9.360e+00	1.444e+01	9.362e+00
-9.00e-01	4.275e-02	2.518e+00	4.663e-02
-7.00e-01	8.208e-03	2.012e-02	1.070e-02
-5.00e-01	5.635e-03	3.518e-03	7.068e-03
-3.00e-01	3.370e-03	2.053e-03	4.233e-03
-1.00e-01	1.118e-03	6.789e-04	1.410e-03
1.000e-01	-1.09e-03	-6.56e-04	-1.38e-03
3.000e-01	-3.12e-03	-1.86e-03	-3.99e-03
5.000e-01	-4.96e-03	-2.93e-03	-6.39e-03
7.000e-01	-6.60e-03	-3.87e-03	-8.59e-03
9.000e-01	-8.04e-03	-4.66e-03	-1.06e-02
1.100e+00	-9.26e-03	-5.30e-03	-1.23e-02
1.300e+00	-1.03e-02	-6.55e-03	-1.38e-02
1.500e+00	-1.25e-01	-6.93e-02	-1.70e-01
1.700e+00	-1.31e-01	-7.19e-02	-1.82e-01
1.900e+00	-1.36e-01	-7.38e-02	-1.91e-01
2.100e+00	-1.40e-01	-7.53e-02	-1.97e-01
2.300e+00	-1.42e-01	-7.65e-02	-2.03e-01
2.500e+00	-1.44e-01	-7.76e-02	-2.07e-01
2.700e+00	-1.46e-01	-7.85e-02	-2.10e-01
2.900e+00	-1.48e-01	-7.93e-02	-2.13e-01
3.100e+00	-1.49e-01	-8.00e-02	-2.15e-01
3.300e+00	-1.50e-01	-8.06e-02	-2.17e-01
3.500e+00	-1.52e-01	-8.13e-02	-2.19e-01
3.700e+00	-1.53e-01	-8.84e-02	-2.21e-01
3.900e+00	-1.54e-01	-1.26e+00	-2.22e-01

4.100e+00	-1.57e-01	-2.16e+01	-2.24e-01
4.300e+00	-5.25e-01	-4.53e+01	-2.27e-01
4.500e+00	-2.74e+01	-6.89e+01	-2.38e-01
4.700e+00	-6.14e+01	-9.26e+01	-7.90e+00
4.900e+00	-9.55e+01	-1.17e+02	-4.20e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.60e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.19e+02	-4.42e+02
[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00
-9.00e-01	-1.22e-02	-1.18e+00	-1.17e-02
-7.00e-01	-5.18e-04	-6.62e-03	-1.56e-03
-5.00e-01	-2.43e-06	-6.64e-05	-1.80e-05
-3.00e-01	-2.33e-09	-6.35e-07	-1.54e-08
-1.00e-01	-2.10e-11	-6.31e-09	-2.99e-11
0.000e+00	-1.70e-11	-1.95e-09	-1.91e-11
[POWER_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.686e+02	1.905e+02	2.686e+02
-3.10e+00	2.428e+02	1.725e+02	2.428e+02
-2.90e+00	2.170e+02	1.545e+02	2.170e+02
-2.70e+00	1.912e+02	1.365e+02	1.912e+02
-2.50e+00	1.655e+02	1.185e+02	1.655e+02
-2.30e+00	1.397e+02	1.005e+02	1.397e+02
-2.10e+00	1.139e+02	8.253e+01	1.139e+02
-1.90e+00	8.814e+01	6.454e+01	8.814e+01
-1.70e+00	6.236e+01	5.068e+01	6.237e+01
-1.50e+00	4.389e+01	3.859e+01	4.389e+01
-1.30e+00	2.662e+01	2.651e+01	2.662e+01
-1.10e+00	9.358e+00	1.444e+01	9.359e+00
-9.00e-01	3.399e-02	2.517e+00	3.554e-02
-7.00e-01	3.426e-04	1.577e-02	9.211e-04
-5.00e-01	2.840e-06	7.857e-05	1.655e-05

```

-3.00e-01  3.401e-09  6.836e-07  1.946e-08
-1.00e-01  6.162e-11  7.379e-09  7.622e-11
0.000e+00  5.758e-11  2.438e-09  6.240e-11
|
[Ramp]
R_load = 50.00
|voltage      I (typ)      I (min)      I (max)
|
|
dV/dt_r      1.680/0.164    1.360/0.329    1.900/0.124
|
|
dV/dt_f      1.690/0.219    1.310/0.442    1.880/0.155
|
|
[Model]      icba_o
Model_type   3-state
Polarity     Non-Inverting
C_comp       5.00pF         5.00pF         5.00pF
|
|
[Voltage Range]  3.3v      3v      3.6v
[Pulldown]
|voltage      I (typ)      I (min)      I (max)
|
-3.30e+00  -5.20e+02  -3.65e+02  -5.18e+02
-3.10e+00  -4.69e+02  -3.30e+02  -4.67e+02
-2.90e+00  -4.18e+02  -2.94e+02  -4.16e+02
-2.70e+00  -3.67e+02  -2.59e+02  -3.65e+02
-2.50e+00  -3.16e+02  -2.23e+02  -3.14e+02
-2.30e+00  -2.65e+02  -1.88e+02  -2.63e+02
-2.10e+00  -2.14e+02  -1.52e+02  -2.12e+02
-1.90e+00  -1.63e+02  -1.17e+02  -1.60e+02
-1.70e+00  -1.13e+02  -9.25e+01  -1.10e+02
-1.50e+00  -7.83e+01  -6.88e+01  -7.58e+01
-1.30e+00  -4.43e+01  -4.52e+01  -4.17e+01
-1.10e+00  -1.02e+01  -2.15e+01  -7.68e+00
-9.00e-01  -2.70e-02  -1.19e+00  -2.90e-02
-7.00e-01  -1.32e-02  -1.25e-02  -1.63e-02
-5.00e-01  -9.33e-03  -4.69e-03  -1.10e-02
-3.00e-01  -5.75e-03  -2.81e-03  -6.76e-03
-1.00e-01  -1.97e-03  -9.48e-04  -2.32e-03
1.000e-01  1.945e-03  9.285e-04  2.307e-03
3.000e-01  5.507e-03  2.640e-03  6.599e-03
5.000e-01  8.649e-03  4.168e-03  1.048e-02
7.000e-01  1.136e-02  5.504e-03  1.393e-02
9.000e-01  1.364e-02  6.636e-03  1.693e-02
1.100e+00  1.547e-02  7.551e-03  1.950e-02
1.300e+00  1.688e-02  8.240e-03  2.162e-02
1.500e+00  1.299e-01  6.458e-02  2.331e-02
1.700e+00  1.366e-01  6.746e-02  1.755e-01
1.900e+00  1.404e-01  6.916e-02  1.847e-01
2.100e+00  1.423e-01  7.006e-02  1.907e-01
2.300e+00  1.433e-01  7.059e-02  1.940e-01
2.500e+00  1.440e-01  7.098e-02  1.958e-01

```

2.700e+00	1.445e-01	7.128e-02	1.970e-01
2.900e+00	1.450e-01	7.154e-02	1.979e-01
3.100e+00	1.454e-01	7.176e-02	1.986e-01
3.300e+00	1.458e-01	7.196e-02	1.993e-01
3.500e+00	1.461e-01	7.223e-02	1.999e-01
3.700e+00	1.464e-01	8.810e-02	2.004e-01
3.900e+00	1.469e-01	2.589e+00	2.009e-01
4.100e+00	1.490e-01	1.451e+01	2.015e-01
4.300e+00	1.501e+00	2.658e+01	2.030e-01
4.500e+00	1.813e+01	3.866e+01	2.385e-01
4.700e+00	3.540e+01	5.076e+01	9.563e+00
4.900e+00	5.269e+01	6.461e+01	2.682e+01
5.100e+00	7.541e+01	8.261e+01	4.409e+01
5.300e+00	1.012e+02	1.006e+02	6.258e+01
5.500e+00	1.270e+02	1.186e+02	8.836e+01
5.700e+00	1.527e+02	1.366e+02	1.141e+02
5.900e+00	1.785e+02	1.546e+02	1.399e+02
6.100e+00	2.043e+02	1.726e+02	1.657e+02
6.300e+00	2.301e+02	1.906e+02	1.915e+02
6.500e+00	2.559e+02	2.086e+02	2.173e+02
6.600e+00	2.688e+02	2.176e+02	2.302e+02
[Pullup]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.686e+02	1.905e+02	2.686e+02
-3.10e+00	2.428e+02	1.725e+02	2.428e+02
-2.90e+00	2.170e+02	1.545e+02	2.170e+02
-2.70e+00	1.912e+02	1.365e+02	1.912e+02
-2.50e+00	1.655e+02	1.185e+02	1.655e+02
-2.30e+00	1.397e+02	1.005e+02	1.397e+02
-2.10e+00	1.139e+02	8.253e+01	1.139e+02
-1.90e+00	8.814e+01	6.454e+01	8.814e+01
-1.70e+00	6.237e+01	5.068e+01	6.237e+01
-1.50e+00	4.389e+01	3.859e+01	4.389e+01
-1.30e+00	2.662e+01	2.651e+01	2.662e+01
-1.10e+00	9.360e+00	1.444e+01	9.362e+00
-9.00e-01	4.275e-02	2.518e+00	4.663e-02
-7.00e-01	8.208e-03	2.012e-02	1.070e-02
-5.00e-01	5.635e-03	3.518e-03	7.068e-03
-3.00e-01	3.370e-03	2.053e-03	4.233e-03
-1.00e-01	1.118e-03	6.789e-04	1.410e-03
1.000e-01	-1.09e-03	-6.56e-04	-1.38e-03
3.000e-01	-3.12e-03	-1.86e-03	-3.99e-03
5.000e-01	-4.96e-03	-2.93e-03	-6.39e-03
7.000e-01	-6.60e-03	-3.87e-03	-8.59e-03
9.000e-01	-8.04e-03	-4.66e-03	-1.06e-02
1.100e+00	-9.26e-03	-5.30e-03	-1.23e-02
1.300e+00	-1.03e-02	-6.55e-03	-1.38e-02
1.500e+00	-1.25e-01	-6.93e-02	-1.70e-01
1.700e+00	-1.31e-01	-7.19e-02	-1.82e-01
1.900e+00	-1.36e-01	-7.38e-02	-1.91e-01
2.100e+00	-1.40e-01	-7.53e-02	-1.97e-01
2.300e+00	-1.42e-01	-7.65e-02	-2.03e-01
2.500e+00	-1.44e-01	-7.76e-02	-2.07e-01

2.700e+00	-1.46e-01	-7.85e-02	-2.10e-01
2.900e+00	-1.48e-01	-7.93e-02	-2.13e-01
3.100e+00	-1.49e-01	-8.00e-02	-2.15e-01
3.300e+00	-1.50e-01	-8.06e-02	-2.17e-01
3.500e+00	-1.52e-01	-8.13e-02	-2.19e-01
3.700e+00	-1.53e-01	-8.84e-02	-2.21e-01
3.900e+00	-1.54e-01	-1.26e+00	-2.22e-01
4.100e+00	-1.57e-01	-2.16e+01	-2.24e-01
4.300e+00	-5.25e-01	-4.53e+01	-2.27e-01
4.500e+00	-2.74e+01	-6.89e+01	-2.38e-01
4.700e+00	-6.14e+01	-9.26e+01	-7.90e+00
4.900e+00	-9.55e+01	-1.17e+02	-4.20e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.60e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.21e+02	-4.19e+02	-4.42e+02

[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.12e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.43e+01	-4.52e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.67e+00
-9.00e-01	-1.22e-02	-1.18e+00	-1.17e-02
-7.00e-01	-5.18e-04	-6.62e-03	-1.56e-03
-5.00e-01	-2.43e-06	-6.64e-05	-1.80e-05
-3.00e-01	-2.33e-09	-6.35e-07	-1.54e-08
-1.00e-01	-2.10e-11	-6.31e-09	-2.99e-11
0.000e+00	-1.70e-11	-1.95e-09	-1.91e-11

[POWER_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.686e+02	1.905e+02	2.686e+02
-3.10e+00	2.428e+02	1.725e+02	2.428e+02
-2.90e+00	2.170e+02	1.545e+02	2.170e+02
-2.70e+00	1.912e+02	1.365e+02	1.912e+02
-2.50e+00	1.655e+02	1.185e+02	1.655e+02
-2.30e+00	1.397e+02	1.005e+02	1.397e+02
-2.10e+00	1.139e+02	8.253e+01	1.139e+02
-1.90e+00	8.814e+01	6.454e+01	8.814e+01

```

-1.70e+00  6.236e+01  5.068e+01  6.237e+01
-1.50e+00  4.389e+01  3.859e+01  4.389e+01
-1.30e+00  2.662e+01  2.651e+01  2.662e+01
-1.10e+00  9.358e+00  1.444e+01  9.359e+00
-9.00e-01  3.399e-02  2.517e+00  3.554e-02
-7.00e-01  3.426e-04  1.577e-02  9.211e-04
-5.00e-01  2.840e-06  7.857e-05  1.655e-05
-3.00e-01  3.401e-09  6.836e-07  1.946e-08
-1.00e-01  6.162e-11  7.379e-09  7.622e-11
0.000e+00  5.758e-11  2.438e-09  6.240e-11
|
[Ramp]
R_load = 50.00
|voltage      I (typ)      I (min)      I (max)
|
|
dV/dt_r      1.680/0.164    1.360/0.329    1.900/0.124
|
|
dV/dt_f      1.690/0.219    1.310/0.442    1.880/0.155
|
|
[Model]      icbc_o
Model_type   3-state
Polarity     Non-Inverting
C_comp       5.00pF         5.00pF         5.00pF
|
|
[Voltage Range]  3.3v      3v      3.6v
[Pulldown]
|voltage      I (typ)      I (min)      I (max)
|
-3.30e+00  -5.20e+02  -3.65e+02  -5.18e+02
-3.10e+00  -4.69e+02  -3.30e+02  -4.67e+02
-2.90e+00  -4.18e+02  -2.94e+02  -4.16e+02
-2.70e+00  -3.67e+02  -2.59e+02  -3.65e+02
-2.50e+00  -3.16e+02  -2.23e+02  -3.14e+02
-2.30e+00  -2.65e+02  -1.88e+02  -2.63e+02
-2.10e+00  -2.14e+02  -1.52e+02  -2.11e+02
-1.90e+00  -1.63e+02  -1.17e+02  -1.60e+02
-1.70e+00  -1.13e+02  -9.25e+01  -1.10e+02
-1.50e+00  -7.83e+01  -6.88e+01  -7.58e+01
-1.30e+00  -4.42e+01  -4.51e+01  -4.17e+01
-1.10e+00  -1.02e+01  -2.15e+01  -7.67e+00
-9.00e-01  -2.51e-02  -1.18e+00  -2.65e-02
-7.00e-01  -1.30e-02  -1.16e-02  -1.58e-02
-5.00e-01  -9.33e-03  -4.67e-03  -1.10e-02
-3.00e-01  -5.75e-03  -2.81e-03  -6.76e-03
-1.00e-01  -1.97e-03  -9.48e-04  -2.32e-03
1.000e-01  1.945e-03  9.285e-04  2.307e-03
3.000e-01  5.507e-03  2.640e-03  6.599e-03
5.000e-01  8.649e-03  4.168e-03  1.048e-02
7.000e-01  1.136e-02  5.504e-03  1.393e-02
9.000e-01  1.364e-02  6.636e-03  1.693e-02
1.100e+00  1.547e-02  7.551e-03  1.950e-02

```

1.300e+00	1.688e-02	8.240e-03	2.162e-02
1.500e+00	9.632e-02	4.783e-02	2.331e-02
1.700e+00	1.012e-01	4.994e-02	1.302e-01
1.900e+00	1.039e-01	5.118e-02	1.369e-01
2.100e+00	1.053e-01	5.184e-02	1.412e-01
2.300e+00	1.060e-01	5.223e-02	1.436e-01
2.500e+00	1.065e-01	5.251e-02	1.449e-01
2.700e+00	1.069e-01	5.274e-02	1.458e-01
2.900e+00	1.073e-01	5.293e-02	1.464e-01
3.100e+00	1.076e-01	5.309e-02	1.470e-01
3.300e+00	1.078e-01	5.324e-02	1.475e-01
3.500e+00	1.081e-01	5.344e-02	1.479e-01
3.700e+00	1.083e-01	6.705e-02	1.483e-01
3.900e+00	1.086e-01	2.529e+00	1.487e-01
4.100e+00	1.103e-01	1.438e+01	1.491e-01
4.300e+00	1.437e+00	2.638e+01	1.503e-01
4.500e+00	1.800e+01	3.839e+01	1.810e-01
4.700e+00	3.519e+01	5.041e+01	9.452e+00
4.900e+00	5.241e+01	6.419e+01	2.664e+01
5.100e+00	7.505e+01	8.210e+01	4.384e+01
5.300e+00	1.007e+02	1.000e+02	6.224e+01
5.500e+00	1.264e+02	1.179e+02	8.794e+01
5.700e+00	1.522e+02	1.359e+02	1.136e+02
5.900e+00	1.779e+02	1.538e+02	1.394e+02
6.100e+00	2.036e+02	1.717e+02	1.651e+02
6.300e+00	2.293e+02	1.896e+02	1.908e+02
6.500e+00	2.550e+02	2.075e+02	2.165e+02
6.600e+00	2.678e+02	2.165e+02	2.293e+02
[Pullup]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.677e+02	1.896e+02	2.677e+02
-3.10e+00	2.420e+02	1.716e+02	2.420e+02
-2.90e+00	2.163e+02	1.537e+02	2.163e+02
-2.70e+00	1.906e+02	1.358e+02	1.906e+02
-2.50e+00	1.649e+02	1.179e+02	1.649e+02
-2.30e+00	1.392e+02	9.996e+01	1.392e+02
-2.10e+00	1.135e+02	8.205e+01	1.135e+02
-1.90e+00	8.778e+01	6.413e+01	8.778e+01
-1.70e+00	6.208e+01	5.035e+01	6.208e+01
-1.50e+00	4.368e+01	3.834e+01	4.368e+01
-1.30e+00	2.649e+01	2.633e+01	2.649e+01
-1.10e+00	9.302e+00	1.433e+01	9.303e+00
-9.00e-01	3.838e-02	2.477e+00	4.183e-02
-7.00e-01	8.115e-03	1.789e-02	1.045e-02
-5.00e-01	5.634e-03	3.503e-03	7.064e-03
-3.00e-01	3.370e-03	2.053e-03	4.233e-03
-1.00e-01	1.118e-03	6.789e-04	1.410e-03
1.000e-01	-1.09e-03	-6.56e-04	-1.38e-03
3.000e-01	-3.12e-03	-1.86e-03	-3.99e-03
5.000e-01	-4.96e-03	-2.93e-03	-6.39e-03
7.000e-01	-6.60e-03	-3.87e-03	-8.59e-03
9.000e-01	-8.04e-03	-4.66e-03	-1.06e-02
1.100e+00	-9.26e-03	-5.30e-03	-1.23e-02

1.300e+00	-1.03e-02	-4.75e-02	-1.41e-02
1.500e+00	-9.03e-02	-5.02e-02	-1.23e-01
1.700e+00	-9.49e-02	-5.21e-02	-1.31e-01
1.900e+00	-9.84e-02	-5.34e-02	-1.38e-01
2.100e+00	-1.01e-01	-5.45e-02	-1.43e-01
2.300e+00	-1.03e-01	-5.54e-02	-1.47e-01
2.500e+00	-1.05e-01	-5.62e-02	-1.50e-01
2.700e+00	-1.06e-01	-5.68e-02	-1.52e-01
2.900e+00	-1.07e-01	-5.74e-02	-1.54e-01
3.100e+00	-1.08e-01	-5.79e-02	-1.56e-01
3.300e+00	-1.09e-01	-5.84e-02	-1.57e-01
3.500e+00	-1.10e-01	-5.89e-02	-1.59e-01
3.700e+00	-1.11e-01	-6.49e-02	-1.60e-01
3.900e+00	-1.11e-01	-1.23e+00	-1.61e-01
4.100e+00	-1.14e-01	-2.16e+01	-1.62e-01
4.300e+00	-4.76e-01	-4.52e+01	-1.64e-01
4.500e+00	-2.73e+01	-6.89e+01	-1.73e-01
4.700e+00	-6.14e+01	-9.25e+01	-7.82e+00
4.900e+00	-9.54e+01	-1.17e+02	-4.19e+01
5.100e+00	-1.38e+02	-1.52e+02	-7.59e+01
5.300e+00	-1.89e+02	-1.88e+02	-1.11e+02
5.500e+00	-2.40e+02	-2.23e+02	-1.61e+02
5.700e+00	-2.91e+02	-2.59e+02	-2.12e+02
5.900e+00	-3.42e+02	-2.94e+02	-2.63e+02
6.100e+00	-3.93e+02	-3.30e+02	-3.14e+02
6.300e+00	-4.44e+02	-3.65e+02	-3.65e+02
6.500e+00	-4.95e+02	-4.01e+02	-4.16e+02
6.600e+00	-5.20e+02	-4.18e+02	-4.41e+02

[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.18e+02
-3.10e+00	-4.69e+02	-3.30e+02	-4.67e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.16e+02
-2.70e+00	-3.67e+02	-2.59e+02	-3.65e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.14e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.63e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.25e+01	-1.10e+02
-1.50e+00	-7.83e+01	-6.88e+01	-7.58e+01
-1.30e+00	-4.42e+01	-4.51e+01	-4.17e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.66e+00
-9.00e-01	-1.03e-02	-1.17e+00	-9.27e-03
-7.00e-01	-3.74e-04	-5.73e-03	-1.14e-03
-5.00e-01	-1.72e-06	-5.06e-05	-1.28e-05
-3.00e-01	-1.67e-09	-4.65e-07	-1.10e-08
-1.00e-01	-2.03e-11	-4.80e-09	-2.71e-11
0.00e+00	-1.69e-11	-1.61e-09	-1.89e-11

[POWER_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.677e+02	1.896e+02	2.677e+02

-3.10e+00	2.420e+02	1.716e+02	2.420e+02
-2.90e+00	2.163e+02	1.537e+02	2.163e+02
-2.70e+00	1.906e+02	1.358e+02	1.906e+02
-2.50e+00	1.649e+02	1.179e+02	1.649e+02
-2.30e+00	1.392e+02	9.996e+01	1.392e+02
-2.10e+00	1.135e+02	8.205e+01	1.135e+02
-1.90e+00	8.778e+01	6.413e+01	8.778e+01
-1.70e+00	6.208e+01	5.035e+01	6.208e+01
-1.50e+00	4.368e+01	3.834e+01	4.368e+01
-1.30e+00	2.649e+01	2.633e+01	2.649e+01
-1.10e+00	9.300e+00	1.433e+01	9.301e+00
-9.00e-01	2.962e-02	2.475e+00	3.075e-02
-7.00e-01	2.501e-04	1.354e-02	6.708e-04
-5.00e-01	2.066e-06	6.280e-05	1.204e-05
-3.00e-01	2.487e-09	5.128e-07	1.417e-08
-1.00e-01	5.672e-11	5.639e-09	6.832e-11
0.000e+00	5.334e-11	1.992e-09	5.783e-11
[Ramp]			
R_load = 50.00			
voltage	I (typ)	I (min)	I (max)
dV/dt_r	1.570/0.200	1.210/0.411	1.810/0.149
dV/dt_f	1.590/0.304	1.170/0.673	1.800/0.205
[Model]	ipbw_i		
Model_type	Input		
Polarity	Non-Inverting		
Vinl= 0.8000v			
Vinh= 2.000v			
C_comp	5.00pF	5.00pF	5.00pF
[Voltage Range]	3.3v	3v	3.6v
[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.17e+02
-3.10e+00	-4.69e+02	-3.29e+02	-4.66e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.15e+02
-2.70e+00	-3.67e+02	-2.58e+02	-3.64e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.13e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.62e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.24e+01	-1.10e+02
-1.50e+00	-7.82e+01	-6.87e+01	-7.57e+01
-1.30e+00	-4.42e+01	-4.51e+01	-4.16e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.64e+00
-9.00e-01	-7.17e-03	-1.16e+00	-4.87e-03
-7.00e-01	-1.14e-04	-4.39e-03	-3.03e-04

```

-5.00e-01  -4.86e-07  -2.55e-05  -2.73e-06
-3.00e-01  -5.19e-10  -1.91e-07  -2.57e-09
-1.00e-01  -1.91e-11  -2.47e-09  -2.19e-11
0.000e+00  -1.68e-11  -1.17e-09  -1.84e-11
|
[POWER_clamp]
|voltage          I (typ)          I (min)          I (max)
|
-3.30e+00  2.667e+02  1.885e+02  2.667e+02
-3.10e+00  2.411e+02  1.707e+02  2.411e+02
-2.90e+00  2.155e+02  1.528e+02  2.155e+02
-2.70e+00  1.898e+02  1.350e+02  1.898e+02
-2.50e+00  1.642e+02  1.172e+02  1.642e+02
-2.30e+00  1.386e+02  9.935e+01  1.386e+02
-2.10e+00  1.130e+02  8.152e+01  1.130e+02
-1.90e+00  8.739e+01  6.369e+01  8.739e+01
-1.70e+00  6.178e+01  4.999e+01  6.178e+01
-1.50e+00  4.346e+01  3.806e+01  4.346e+01
-1.30e+00  2.634e+01  2.613e+01  2.634e+01
-1.10e+00  9.237e+00  1.421e+01  9.237e+00
-9.00e-01  2.454e-02  2.430e+00  2.488e-02
-7.00e-01  8.741e-05  1.104e-02  2.050e-04
-5.00e-01  6.316e-07  4.079e-05  2.961e-06
-3.00e-01  8.479e-10  2.484e-07  3.721e-09
-1.00e-01  4.420e-11  3.001e-09  4.943e-11
0.000e+00  4.215e-11  1.346e-09  4.543e-11
|
|
[Model]          ipbw_io
Model_type       I/O
Polarity         Non-Inverting
Vinl= 0.8000v
Vinh= 2.000v
C_comp          5.00pF          5.00pF          5.00pF
|
|
[Voltage Range]  3.3v          3v          3.6v
[Pulldown]
|voltage          I (typ)          I (min)          I (max)
|
-3.30e+00  -5.20e+02  -3.65e+02  -5.17e+02
-3.10e+00  -4.69e+02  -3.29e+02  -4.66e+02
-2.90e+00  -4.18e+02  -2.94e+02  -4.15e+02
-2.70e+00  -3.67e+02  -2.58e+02  -3.64e+02
-2.50e+00  -3.16e+02  -2.23e+02  -3.13e+02
-2.30e+00  -2.65e+02  -1.88e+02  -2.62e+02
-2.10e+00  -2.14e+02  -1.52e+02  -2.11e+02
-1.90e+00  -1.63e+02  -1.17e+02  -1.60e+02
-1.70e+00  -1.13e+02  -9.24e+01  -1.10e+02
-1.50e+00  -7.82e+01  -6.87e+01  -7.57e+01
-1.30e+00  -4.42e+01  -4.51e+01  -4.17e+01
-1.10e+00  -1.02e+01  -2.15e+01  -7.66e+00
-9.00e-01  -3.69e-02  -1.17e+00  -3.79e-02
-7.00e-01  -2.52e-02  -1.67e-02  -2.81e-02
-5.00e-01  -1.83e-02  -9.77e-03  -2.04e-02

```

-3.00e-01	-1.11e-02	-5.89e-03	-1.24e-02
-1.00e-01	-3.77e-03	-1.98e-03	-4.20e-03
1.000e-01	3.729e-03	1.940e-03	4.177e-03
3.000e-01	1.076e-02	5.578e-03	1.216e-02
5.000e-01	1.723e-02	8.907e-03	1.965e-02
7.000e-01	2.311e-02	1.191e-02	2.663e-02
9.000e-01	2.836e-02	1.455e-02	3.305e-02
1.100e+00	3.292e-02	1.680e-02	3.887e-02
1.300e+00	3.675e-02	1.862e-02	4.404e-02
1.500e+00	3.979e-02	1.997e-02	4.850e-02
1.700e+00	4.205e-02	2.085e-02	5.223e-02
1.900e+00	4.347e-02	2.136e-02	5.518e-02
2.100e+00	4.413e-02	2.162e-02	5.728e-02
2.300e+00	4.445e-02	2.176e-02	5.843e-02
2.500e+00	4.465e-02	2.186e-02	5.899e-02
2.700e+00	4.479e-02	2.194e-02	5.931e-02
2.900e+00	4.492e-02	2.200e-02	5.953e-02
3.100e+00	4.502e-02	2.206e-02	5.971e-02
3.300e+00	4.511e-02	2.211e-02	5.986e-02
3.500e+00	4.519e-02	2.219e-02	5.999e-02
3.700e+00	4.526e-02	3.324e-02	6.010e-02
3.900e+00	4.536e-02	2.452e+00	6.021e-02
4.100e+00	4.614e-02	1.423e+01	6.032e-02
4.300e+00	1.344e+00	2.615e+01	6.065e-02
4.500e+00	1.783e+01	3.808e+01	8.548e-02
4.700e+00	3.495e+01	5.001e+01	9.298e+00
4.900e+00	5.208e+01	6.371e+01	2.640e+01
5.100e+00	7.463e+01	8.154e+01	4.352e+01
5.300e+00	1.002e+02	9.937e+01	6.184e+01
5.500e+00	1.259e+02	1.172e+02	8.745e+01
5.700e+00	1.515e+02	1.350e+02	1.131e+02
5.900e+00	1.771e+02	1.529e+02	1.387e+02
6.100e+00	2.027e+02	1.707e+02	1.643e+02
6.300e+00	2.283e+02	1.885e+02	1.899e+02
6.500e+00	2.539e+02	2.064e+02	2.155e+02
6.600e+00	2.667e+02	2.153e+02	2.283e+02
[Pullup]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	2.667e+02	1.885e+02	2.667e+02
-3.10e+00	2.411e+02	1.707e+02	2.411e+02
-2.90e+00	2.155e+02	1.528e+02	2.155e+02
-2.70e+00	1.898e+02	1.350e+02	1.898e+02
-2.50e+00	1.642e+02	1.172e+02	1.642e+02
-2.30e+00	1.386e+02	9.935e+01	1.386e+02
-2.10e+00	1.130e+02	8.152e+01	1.130e+02
-1.90e+00	8.739e+01	6.369e+01	8.739e+01
-1.70e+00	6.178e+01	4.999e+01	6.178e+01
-1.50e+00	4.346e+01	3.806e+01	4.346e+01
-1.30e+00	2.635e+01	2.613e+01	2.635e+01
-1.10e+00	9.243e+00	1.421e+01	9.245e+00
-9.00e-01	5.536e-02	2.435e+00	6.260e-02
-7.00e-01	2.847e-02	2.689e-02	3.437e-02
-5.00e-01	2.025e-02	1.265e-02	2.451e-02

-3.00e-01	1.208e-02	7.503e-03	1.467e-02
-1.00e-01	3.994e-03	2.474e-03	4.868e-03
1.000e-01	-3.88e-03	-2.38e-03	-4.76e-03
3.000e-01	-1.11e-02	-6.76e-03	-1.37e-02
5.000e-01	-1.76e-02	-1.06e-02	-2.20e-02
7.000e-01	-2.35e-02	-1.40e-02	-2.95e-02
9.000e-01	-2.86e-02	-1.69e-02	-3.63e-02
1.100e+00	-3.30e-02	-1.93e-02	-4.23e-02
1.300e+00	-3.65e-02	-2.10e-02	-4.75e-02
1.500e+00	-3.92e-02	-2.22e-02	-5.17e-02
1.700e+00	-4.12e-02	-2.29e-02	-5.51e-02
1.900e+00	-4.26e-02	-2.35e-02	-5.77e-02
2.100e+00	-4.36e-02	-2.38e-02	-5.97e-02
2.300e+00	-4.43e-02	-2.42e-02	-6.11e-02
2.500e+00	-4.49e-02	-2.44e-02	-6.22e-02
2.700e+00	-4.54e-02	-2.47e-02	-6.31e-02
2.900e+00	-4.58e-02	-2.49e-02	-6.38e-02
3.100e+00	-4.61e-02	-2.50e-02	-6.44e-02
3.300e+00	-4.65e-02	-2.52e-02	-6.49e-02
3.500e+00	-4.68e-02	-2.54e-02	-6.54e-02
3.700e+00	-4.70e-02	-2.99e-02	-6.58e-02
3.900e+00	-4.73e-02	-1.19e+00	-6.62e-02
4.100e+00	-4.81e-02	-2.15e+01	-6.66e-02
4.300e+00	-4.00e-01	-4.51e+01	-6.72e-02
4.500e+00	-2.72e+01	-6.87e+01	-7.21e-02
4.700e+00	-6.12e+01	-9.24e+01	-7.70e+00
4.900e+00	-9.52e+01	-1.17e+02	-4.17e+01
5.100e+00	-1.37e+02	-1.52e+02	-7.57e+01
5.300e+00	-1.88e+02	-1.88e+02	-1.10e+02
5.500e+00	-2.39e+02	-2.23e+02	-1.60e+02
5.700e+00	-2.90e+02	-2.58e+02	-2.11e+02
5.900e+00	-3.41e+02	-2.94e+02	-2.62e+02
6.100e+00	-3.92e+02	-3.29e+02	-3.13e+02
6.300e+00	-4.43e+02	-3.65e+02	-3.64e+02
6.500e+00	-4.94e+02	-4.00e+02	-4.15e+02
6.600e+00	-5.20e+02	-4.18e+02	-4.41e+02
[GND_clamp]			
voltage	I (typ)	I (min)	I (max)
-3.30e+00	-5.20e+02	-3.65e+02	-5.17e+02
-3.10e+00	-4.69e+02	-3.29e+02	-4.66e+02
-2.90e+00	-4.18e+02	-2.94e+02	-4.15e+02
-2.70e+00	-3.67e+02	-2.58e+02	-3.64e+02
-2.50e+00	-3.16e+02	-2.23e+02	-3.13e+02
-2.30e+00	-2.65e+02	-1.88e+02	-2.62e+02
-2.10e+00	-2.14e+02	-1.52e+02	-2.11e+02
-1.90e+00	-1.63e+02	-1.17e+02	-1.60e+02
-1.70e+00	-1.13e+02	-9.24e+01	-1.10e+02
-1.50e+00	-7.82e+01	-6.87e+01	-7.57e+01
-1.30e+00	-4.42e+01	-4.51e+01	-4.16e+01
-1.10e+00	-1.02e+01	-2.15e+01	-7.64e+00
-9.00e-01	-7.17e-03	-1.16e+00	-4.87e-03
-7.00e-01	-1.14e-04	-4.39e-03	-3.03e-04
-5.00e-01	-4.86e-07	-2.55e-05	-2.73e-06

```

-3.00e-01  -5.19e-10  -1.91e-07  -2.57e-09
-1.00e-01  -1.91e-11  -2.47e-09  -2.19e-11
0.000e+00  -1.68e-11  -1.17e-09  -1.84e-11
|
[POWER_clamp]
|voltage          I (typ)          I (min)          I (max)
|
-3.30e+00  2.667e+02  1.885e+02  2.667e+02
-3.10e+00  2.411e+02  1.707e+02  2.411e+02
-2.90e+00  2.155e+02  1.528e+02  2.155e+02
-2.70e+00  1.898e+02  1.350e+02  1.898e+02
-2.50e+00  1.642e+02  1.172e+02  1.642e+02
-2.30e+00  1.386e+02  9.935e+01  1.386e+02
-2.10e+00  1.130e+02  8.152e+01  1.130e+02
-1.90e+00  8.739e+01  6.369e+01  8.739e+01
-1.70e+00  6.178e+01  4.999e+01  6.178e+01
-1.50e+00  4.346e+01  3.806e+01  4.346e+01
-1.30e+00  2.634e+01  2.613e+01  2.634e+01
-1.10e+00  9.237e+00  1.421e+01  9.237e+00
-9.00e-01  2.454e-02  2.430e+00  2.488e-02
-7.00e-01  8.741e-05  1.104e-02  2.050e-04
-5.00e-01  6.316e-07  4.079e-05  2.961e-06
-3.00e-01  8.479e-10  2.484e-07  3.721e-09
-1.00e-01  4.420e-11  3.001e-09  4.943e-11
0.000e+00  4.215e-11  1.346e-09  4.543e-11
|
[Ramp]
R_load = 50.00
|voltage          I (typ)          I (min)          I (max)
|
|
dV/dt_r          1.140/0.494    0.699/0.978    1.400/0.354
|
|
dV/dt_f          1.150/0.505    0.642/0.956    1.350/0.350
|
|
[Model]          iexlh_i
Model_type       Input
Polarity         Non-Inverting
Vinl= 0.8000v
Vinh= 2.000v
C_comp          5.00pF          5.00pF          5.00pF
|
|
[Voltage Range]  3.3v           3v              3.6v
[GND_clamp]
|voltage          I (typ)          I (min)          I (max)
|
-3.30e+00  -5.21e+02  -3.66e+02  -5.18e+02
-3.10e+00  -4.70e+02  -3.30e+02  -4.67e+02
-2.90e+00  -4.19e+02  -2.95e+02  -4.16e+02
-2.70e+00  -3.68e+02  -2.59e+02  -3.65e+02
-2.50e+00  -3.17e+02  -2.24e+02  -3.14e+02
-2.30e+00  -2.66e+02  -1.89e+02  -2.63e+02

```

```

-2.10e+00  -2.15e+02  -1.53e+02  -2.12e+02
-1.90e+00  -1.64e+02  -1.18e+02  -1.61e+02
-1.70e+00  -1.14e+02  -9.34e+01  -1.11e+02
-1.50e+00  -7.93e+01  -6.98e+01  -7.68e+01
-1.30e+00  -4.53e+01  -4.62e+01  -4.28e+01
-1.10e+00  -1.13e+01  -2.26e+01  -8.78e+00
-9.00e-01  -7.94e-03  -1.87e+00  -3.77e-03
-7.00e-01  -1.62e-06  -5.11e-03  -7.69e-07
-5.00e-01  -3.45e-10  -1.40e-05  -1.72e-10
-3.00e-01  -1.29e-11  -3.90e-08  -1.38e-11
-1.00e-01  -1.10e-11  -8.67e-10  -1.19e-11
0.000e+00  -1.01e-11  -7.13e-10  -1.10e-11
|
[POWER_clamp]
|voltage      I (typ)      I (min)      I (max)
|
-3.30e+00  2.653e+02  1.870e+02  2.653e+02
-3.10e+00  2.398e+02  1.693e+02  2.398e+02
-2.90e+00  2.143e+02  1.516e+02  2.143e+02
-2.70e+00  1.888e+02  1.339e+02  1.888e+02
-2.50e+00  1.633e+02  1.162e+02  1.633e+02
-2.30e+00  1.378e+02  9.847e+01  1.378e+02
-2.10e+00  1.123e+02  8.076e+01  1.123e+02
-1.90e+00  8.682e+01  6.305e+01  8.682e+01
-1.70e+00  6.133e+01  4.947e+01  6.133e+01
-1.50e+00  4.313e+01  3.766e+01  4.313e+01
-1.30e+00  2.614e+01  2.585e+01  2.614e+01
-1.10e+00  9.145e+00  1.404e+01  9.145e+00
-9.00e-01  1.797e-02  2.364e+00  1.797e-02
-7.00e-01  3.667e-06  7.589e-03  3.667e-06
-5.00e-01  7.730e-10  2.072e-05  7.748e-10
-3.00e-01  2.293e-11  5.767e-08  2.476e-11
-1.00e-01  2.096e-11  1.163e-09  2.278e-11
0.000e+00  2.004e-11  9.618e-10  2.186e-11
|
[End]

```

Index

Numerics

5 V tolerance 1

A

ac electrical characteristics 4

adder

 modulo 6

 offset 6

 reverse-carry 6

address bus 1

Address Generation Unit 5

addressing modes 6

AES/EBU 11, 1

AGU 5

B

barrel shifter 5

Boundary Scan (JTAG Port) timing diagram 58

bus

 external address 5

 external data 5

bus control 1

buses

 internal 7

C

Central Processing Unit (CPU) xxv

CLKGEN 7

Clock 5

clock 1

 external 5

 operation 6

Clock divider 11

Clock Generator (CLKGEN) 7

clocks

 internal 5

CP-340 11, 1

CPHA and CPOL (HCKR Clock Phase and Polarity Controls) 8

D

data ALU 5

 registers 5

data bus 1

Data Output bit (DO) 10

DAX 1, 22

 Block Transferred Interrupt Handling 11

 Initiating A Transmit Session 10

 Transmit Register Empty Interrupt Handling 10

DAX Audio Data register Empty (XADE) status flag 7

DAX Audio Data Registers (XADRA/XADRB) 4

DAX Audio Data Shift Register (XADSR) 5

DAX biphasic encoder 9

DAX Block transfer (XBLK) flag 8

DAX Channel A Channel status (XCA) bit 6

DAX Channel A User data (XUA) bit 5

DAX Channel A Validity (XVA) bit 5

DAX Channel B Channel Status (XCB) bit 6

DAX Channel B User Data (XUB) bit 6

DAX Channel B Validity (XVB) bit 6

DAX Clock input Select bits 7

DAX clock multiplexer 9

DAX clock selection 7

DAX Control Register (XCTR) 6

DAX internal architecture 4

DAX Interrupt Enable (XIEN) bit 6, 7

DAX Non-Audio Data Buffer (XNADBUF) 6

DAX Operation During Stop 12

DAX Parity Generator (PRTYG) 8

DAX preamble generator 9

DAX Preamble sequence 9, 12

DAX Programming Considerations 10

DAX programming model 3

DAX Status Register (XSTR) 7

DAX Transmit Underrun error (XAUR) status flag 8

- dc electrical characteristics 3
 - design considerations
 - electrical 3
 - PLL 4
 - power consumption 3
 - thermal 1
 - DI 10
 - Digital Audio Transmitter 1, 22
 - Digital Audio Transmitter (DAX) 11, 1
 - DIR 10
 - Divide Factor (DF) 8
 - DMA 7
 - triggered by timer 21
 - DO bit 10
 - DO loop 6
 - DRAM 9
 - out of page
 - wait states selection guide 23
 - write access 30
 - out of page and refresh timings
 - 11 wait states 25
 - 15 wait states 27
 - 4 wait states 23
 - Page mode
 - read accesses 22
 - wait states selection guide 17
 - write accesses 21
 - Page mode timings
 - 3 wait states 18
 - 4 wait states 19
 - refresh access 31
 - DSP56300 core 2
 - DSP56300 Family Manual xxv, 3
- ## E
- electrical design considerations 3
 - Enhanced Serial Audio Interface 16, 20
 - Enhanced Synchronous Audio Interface 1
 - ESAI 1, 16, 20
 - receiver timing 54, 55
 - timings 50
 - transmitter timing 53
 - ESAI block diagram 1
 - ESSI0 (GPIO) 1, 2
 - ESSI1 (GPIO) 1
 - EXTAL jitter 4
 - external address bus 5
 - external bus control 5, 7, 8
 - external clock operation 5
 - external data bus 5
 - external interrupt timing (negative edge-triggered) 11
 - external level-sensitive fast interrupt timing 10
 - external memory access (DMA Source) timing 12
 - External Memory Expansion Port 5, 13
- ## F
- functional signal groups 1
- ## G
- Global Data Bus 7
 - GPIO 10, 23
 - GPIO (ESSI0, Port C) 1, 2
 - GPIO (ESSI1, Port D) 1
 - GPIO (HI08, Port B) 1
 - GPIO (Timer) 2
 - GPIO timing 56
 - Ground 4
 - ground 1
- ## H
- HA1, HA3-HA6 (HSAR I²C Slave Address) 8
 - hardware stack 6
 - HBER (HCSR Bus Error) 17
 - HBIE (HCSR Bus Error Interrupt Enable) 14
 - HBUSY (HCSR Host Busy) 17
 - HCKR (SHI Clock Control Register) 8
 - HCSR
 - Receive Interrupt Enable Bits 15
 - SHI Control/Status Register 11
 - HDI08 1, 11, 12, 13
 - HDI08 timing 33
 - HDM0-HDM5 (HCKR Divider Modulus Select) 10
 - HEN (HCSR SHI Enable) 11

- HFIFO (HCSR FIFO Enable Control) 13
 - HFM0-HFM1 (HCKR Filter Mode) 10
 - HI08 9
 - (GPIO) 1
 - HI²C (HCSR Serial Host Interface I²C/SPI Selection) 12
 - HIDLE (HCSR Idle) 14
 - HM0-HM1 (HCSR Serial Host Interface Mode) 12
 - HMST (HCSR Master Mode) 13
 - Host
 - Receive Data FIFO (HRX) 7
 - Receive Data FIFO—DSP Side 7
 - Transmit Data Register (HTX) 7
 - Transmit Data Register—DSP Side 7
 - Host Interface 9, 1, 11, 12, 13
 - Host Interface timing 33
 - HREQ Function In SHI Slave Modes 13
 - HRFF (HCSR Host Receive FIFO Full) 16
 - HRIE0-HRIE1 (HCSR Receive Interrupt Enable) 15
 - HRNE (HCSR Host Receive FIFO Not Empty) 16
 - HROE (HCSR Host Receive Overrun Error) 16
 - HRQE0-HRQE1 (HCSR Host Request Enable) 13
 - HTDE (HCSR Host Transmit Data Empty) 16
 - HTIE (HCSR Transmit Interrupt Enable) 14
 - HTUE (HCSR Host Transmit Underrun Error) 15
- I**
- I²C 11, 1, 17
 - Bit Transfer 17
 - Bus Protocol For Host Read Cycle 19
 - Bus Protocol For Host Write Cycle 19
 - Data Transfer Formats 19
 - Master Mode 23
 - Protocol for Host Write Cycle 19
 - Receive Data In Master Mode 24
 - Receive Data In Slave Mode 22
 - Slave Mode 22
 - Start and Stop Events 18
 - Transmit Data In Master Mode 25
 - Transmit Data In Slave Mode 23
 - I²C Bus Acknowledgment 18
 - I²C Mode 1
 - IEC958 11, 1
 - Inter Integrated Circuit Bus 11, 1
 - internal buses 7
 - internal clocks 5
 - Internal Exception Priorities
 - SHI 6
 - interrupt 6
 - interrupt and mode control 1, 8, 9
 - interrupt control 8, 9
 - interrupt timing 7
 - external level-sensitive fast 10
 - external negative edge-triggered 11
 - Interrupt Vectors
 - SHI 6
 - INV 9
- J**
- Jitter 4
 - JTAG 8, 23
 - JTAG Port
 - timing 57, 58
 - JTAG/OnCE port 1
- L**
- LA register 6
 - LC register 6
 - Loop Address register (LA) 6
 - Loop Counter register (LC) 6
- M**
- MAC 5
 - Manual Conventions xxvii
 - maximum ratings 1, 2
 - memory
 - expansion 9
 - external expansion port 9
 - off-chip 9
 - on-chip 8
 - mode control 8, 9
 - Mode select timing 7
 - modulo adder 6
 - multiplexed bus timings

- read 38
- write 39
- multiplier-accumulator (MAC) 5

N

- non-multiplexed bus timings
 - read 36
 - write 37

O

- offset adder 6
- OMR register 7
- OnCE module 8, 23
- On-Chip Emulation (OnCE) module 8
- on-chip memory 8
- Operating Mode Register (OMR) 7
- operating mode select timing 11

P

- PAB 7
- package
 - TQFP description 1
- PAG 6
- PC register 6
- PC0-PC20 bits 6
- PCE 11
- PCU 6
- PDB 7
- PDC 6
- Peripheral I/O Expansion Bus 7
- Phase Lock Loop 7
- PIC 6
- PL0-PL20 bits 5
- PL21-PL22 bits 5
- PLL 7, 1, 5, 7
 - Characteristics 7
 - performance issues 4
- PLL design considerations 4
- PLL performance issues 4
- Port A 1, 5
- Port B 1, 11, 12, 13, 1

- Port C 1, 16, 20, 1, 2
- Port D 22, 1
- Power 3
- power 1
- power consumption design considerations 3
- Prescaler Counter 5
- Prescaler Counter Value bits (PC0-PC20) 6
- Prescaler Load Value bits (PL0-PL20) 5
- Prescaler Source bits (PL21-PL22) 5
- Program Address Bus (PAB) 7
- Program Address Generator (PAG) 6
- Program Control Unit (PCU) 6
- Program Counter register (PC) 6
- Program Data Bus (PDB) 7
- Program Decode Controller (PDC) 6
- Program Interrupt Controller (PIC) 6
- Program Memory Expansion Bus 7
- Programming Model
 - SHI—DSP Side 5
 - SHI—Host Side 4

R

- recovery from Stop state using IRQA 11, 12
- reserved bits
 - in TCSR register
 - bits 3, 10, 14, 16–19, 22, 23 11
 - in TPCR 6
 - in TPLR 6
- RESET 9
- Reset timing 7, 10
- reverse-carry adder 6

S

- SC register 7
- Serial Host Interface 1, 14
- Serial Host Interface (SHI) 11, 1
- Serial Peripheral Interface Bus 11, 1
- SHI 11, 1, 14, 1
 - Block Diagram 2
 - Clock Control Register—DSP Side 8
 - Clock Generator 3
 - Control/Status Register—DSP Side 11

- Data Size 12
 - Exception Priorities 6
 - HCKR
 - Clock Phase and Polarity Controls 8
 - Divider Modulus Select 10
 - Prescaler Rate Select 10
 - HCKR Filter Mode 10
 - HCSR
 - Bus Error Interrupt Enable 14
 - FIFO Enable Control 13
 - Host Request Enable 13
 - Idle 14
 - Master Mode 13
 - Serial Host Interface I²C/SPI Selection 12
 - Serial Host Interface Mode 12
 - SHI Enable 11
 - Host Receive Data FIFO—DSP Side 7
 - Host Transmit Data Register—DSP Side 7
 - HREQ
 - Function In SHI Slave Modes 13
 - HSAR
 - I²C Slave Address 8
 - Slave Address Register 7
 - I/O Shift Register 7
 - Input/Output Shift Register—Host Side 6
 - Internal Architecture 2
 - Internal Interrupt Priorities 6
 - Interrupt Vectors 6
 - Introduction 1
 - Operation During Stop 25
 - Programming Considerations 20
 - Programming Model 3
 - Programming Model—DSP Side 5
 - Programming Model—Host Side 4
 - Slave Address Register—DSP Side 7
 - SHI Noise Reduction Filter Mode 11
 - signal groupings 1
 - signals 1
 - Size register (SZ) 7
 - SP 7
 - SPI 11, 1
 - HCSR
 - Bus Error 17
 - Host Busy 17
 - Host Receive FIFO Full 16
 - Host Receive FIFO Not Empty 16
 - Host Receive Overrun Error 16
 - Host Transmit Data Empty 16
 - Host Transmit Underrun Error 15
 - Receive Interrupt Enable 14, 15
 - Master Mode 21
 - Slave Mode 20
 - SPI Data-To-Clock Timing 9
 - SPI Data-To-Clock Timing Diagram 9
 - SPI Mode 1
 - SR register 6
 - SRAM
 - interfacing 9
 - read access 15
 - read and write accesses 13
 - write access 16
 - SS 7
 - Stack Counter register (SC) 7
 - Stack Pointer (SP) 7
 - Status Register (SR) 6
 - Stop state
 - recovery from 11, 12
 - Stop timing 7
 - supply voltage 2
 - System Stack (SS) 7
 - SZ register 7
- ## T
- TAP 8
 - TC0–TC3 bits 7
 - TCF 11
 - TCIE bit 7
 - TCPR 12
 - TCR 12
 - TCSR register 6
 - bit 0—Timer Enable bit (TE) 6
 - bit 2—Timer Compare Interrupt Enable bit (TCIE) 7
 - bits 4–7—Timer Control bits (TC0–TC3) 7
 - bit 13—Data Output bit (DO) 10
 - reserved bits—bits 3, 10, 14, 16–19, 22, 23 11
 - TE bit 6
 - Test Access Port (TAP) 8
 - Test Access Port timing diagram 59

- Test Clock (TCLK) input timing diagram 58
 - thermal characteristics 2
 - thermal design considerations 1
 - Timer 1, 23
 - event input restrictions 56
 - timing 56
 - timer
 - special cases 20
 - Timer (GPIO) 2
 - Timer Compare Interrupt Enable bit (TCIE) 7
 - Timer Control bits (TC0–TC3) 7
 - Timer Control/Status Register (TCSR) 6
 - Timer Enable bit (TE) 6
 - timer mode
 - mode 0—GPIO 13
 - mode 1—timer pulse 14
 - mode 2—timer toggle 14
 - mode 3—timer event counter 15
 - mode 4—measurement input width 16
 - mode 5—measurement input period 17
 - mode 6—measurement capture 17
 - mode 7—pulse width modulation 18
 - mode 8—reserved 19
 - mode 9—watchdog pulse 19, 20
 - modes 11–15—reserved 20
 - Timer module
 - architecture 1
 - Timer Prescaler Count Register (TPCR) 6
 - Timer Prescaler Load Register (TPLR) 5
 - Timing
 - Digital Audio Transmitter (DAX) 55
 - Enhanced Serial Audio Interface (ESAI) 53
 - General Purpose I/O (GPIO) Timing 50
 - OnCE™ (On Chip Emulator) Timing 50
 - Serial Host Interface (SHI) SPI Protocol Timing 40
 - Serial Host Interface (SHI) Timing 40
 - timing
 - interrupt 7
 - mode select 7
 - Reset 7
 - Stop 7
 - TLR 12
 - TOF 11
 - TOIE 7
 - TPCR register 6
 - bits 0-20—Prescaler Counter Value bits (PC0-PC20) 6
 - bit 21-23—reserved bits 6
 - reserved bits—bits 21-23 6
 - TPLR register 5
 - bits 0-20—Prescaler Load Value bits (PL0-PL20) 5
 - bits 21-22—Prescaler Source bits (PL0-PL20) 5
 - bit 23—reserved bit 6
 - reserved bit—bit 23 6
 - TQFP
 - pin-out drawing (top) 1
 - Transmitter High Frequency Clock Divider 11
 - TRM 10
- ## V
- VBA register 7
 - Vector Base Address register (VBA) 7
- ## X
- X Memory Address Bus (XAB) 7
 - X Memory Data Bus (XDB) 7
 - X Memory Expansion Bus 7
 - XAB 7
 - XDB 7
- ## Y
- Y Memory Address Bus (YAB) 7
 - Y Memory Data Bus (YDB) 7
 - Y Memory Expansion Bus 7
 - YAB 7
 - YDB 7