

		U?A	
AH3			
AG5	TRST		
AE6	TCK		
AF5	TDI		
AJ3	TDO	D0	B20
	TMS	D1	A18
AH4		D2	A16
	CLKIN1	D3	A13
		D4	E12
G1		D5	D9
H5	A0	D6	A6
H2	A1	D7	B5
H1	A2	D8	A20
J5	A3	D9	E17
J4	A4	D10	B15
J3	A5	D11	B13
J2	A6	D12	A11
J1	A7	D13	E9
K4	A8	D14	B7
K3	A9	D15	B4
K2	A10	D16	D19
K1	A11	D17	D17
L5	A12	D18	D15
L4	A13	D19	C13
L3	A14	D20	B11
L2	A15	D21	A8
L1	A16	D22	A5
M5	A17	D23	C5
N5	A18	D24	C19
N4	A19	D25	C17
N3	A20	D26	C15
N2	A21	D27	D13
N1	A22	D28	C11
P4	A23	D29	B8
P3	A24	D30	A4
P2	A25	D31	E6
P1	A26	D32	E18
R1	A27	D33	B17
R3	A28	D34	A15
R5	A29	D35	A12
R4	A30	D36	D11
	A31	D37	C8
E29		D38	E7
D29	CS9	D39	A3
G25	CS8	D40	D18
F28	CS7	D41	A17
F27	CS6	D42	A14
F26	CS5	D43	B12
E28	CS4	D44	A10
E27	CS3	D45	D8
C29	CS2	D46	B6
F25	CS1	D47	C4
	CS0	D48	C18
F2		D49	E16
G2	TT4	D50	B14
G3	TT3	D51	C12
G4	TT2	D52	B10
F1	TT1	D53	A7
	TT0	D54	C6
F5		D55	D5
D2	TSIZ3	D56	B18
E4	TSIZ2	D57	B16
C1	TSIZ1	D58	E14
	TSIZ0	D59	D12
E3		D60	C10
AB4	TS	D61	E8
V5	TRIS	D62	D6
D3	TEA	D63	C2
C22	TBST		
	TA		

<Value>

U?B

		IRQ0/NMI_OUT	T1
		L2_HIT/IRQ4	Y4
		CPU_BG/BADDR31/IRQ5	U4
H29	LCL_D0		R2
J29	LCL_D1	CPU_DBG	Y3
J28	LCL_D2	CPU_BR	
J27	LCL_D3		E1
J26	LCL_D4	ARTRY	F3
J25	LCL_D5	AACK	
K25	LCL_D6		W5
L29	LCL_D7	BR	A27
L27	LCL_D8	BCTL0	
L26	LCL_D9		E2
L25	LCL_D10	ABB/IRQ2	T5
M29	LCL_D11	BADDR27	U1
M28	LCL_D12	BADDR28	U2
M27	LCL_D13	CI/BADDR29/IRQ2	
M26	LCL_D14		U3
N29	LCL_D15	WT/BADDR30/IRQ3	V2
T25	LCL_D16	DBB/IRQ3	V1
U27	LCL_D17	DBG	T2
U26	LCL_D18	ALE	F4
U25	LCL_D19	BG	
V29	LCL_D20		F29
V28	LCL_D21	CS10/BCTL1	G28
V27	LCL_D22	CS11/AP0	
V26	LCL_D23		H28
W27	LCL_D24	LWE0/LSDDQM0/LBS0	H27
W26	LCL_D25	LWE1/LSDDQM1/LBS1	H26
W25	LCL_D26	LWE2/LSDDQM2/LBS2	G29
Y29	LCL_D27	LWE3/LSDDQM3/LBS3	
Y28	LCL_D28		L28
Y25	LCL_D29	LCL_DP0	N28
AA29	LCL_D30	LCL_DP1	T28
AA28	LCL_D31	LCL_DP2	W28
		LCL_DP3	
		RSTCONF	AJ4
		SRESET	AF6
		QREQ	AA3

<Value>

U?C

AC29	PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2		
AC25	PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3		
AE28	PA2/CLK20/FCC2_UTM_TXADDR0/DACK3		
AG29	PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2	GBL/IRQ1	W1
AG28	PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4	HRESET	AH5
AG26	PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2		
AE24	PA6/L1RSYNCA1		
AH25	PA7/SMSYN2/L1TSYNCA1/L1GNTA1	DP0/RSRV/EXT_BR2	B22
AF23	PA8/SMRXD2/L1RXD0A1/L1RXDA1		
AH23	PA9/SMTXD2/L1TXD0A1	IRQ1/DP1/EXT_BG2	A22
AE22	PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5	IRQ2/DP2/TLBISYNC/EXT_DBG2	E21
AH22	PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4	IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
AJ21	PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3	IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
AH20	PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2	IRQ5/DP5/TBEN/EXT_DBG3	B21
AG19	PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3	IRQ6/DP6/CSE0	A21
AF18	PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2	IRQ7/DP7/CSE1	E20
AF17	PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1		
AE16	PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD	IRQ7/INT_OUT/APE	D1
AJ16	PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD		
AG15	PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1		
AJ13	PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2	LWR	D28
AE13	PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3		
AF12	PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11	XFC	AB2
AG11	PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10		
AH9	PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1		
AJ8	PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0		
AH7	PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER	LSDA10/LGPL0	D27
AF7	PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV	LSDWE/LGPL1	C28
AD5	PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN	LOE/LSDRAS/LGPL2	E26
AF1	PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER	LSDCAS/LGPL3	D25
AD3	PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/FCC1_RTS	LGT/LUPMWAIT/LGPL4/LPBS	C26
AB5	PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL	LGPL5/LSDAMUX	B27
AD28	PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS		
AD26	PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2	PSDA10/PGPL0	E23
AD25	PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2	PSDWE/PGPL1	B24
AE26	PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2	POE/PSDRAS/PGPL2	A24
AH27	PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1	PSDCAS/PGPL3	B23
AG24	PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1	PGTA/PUPMWAIT/PGPL4/PPBS	A23
AH24	PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1	PSDAMUX/PGPL5	D22
AJ24	PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1		
AG22	PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2	PSDVAL	V3
AH21	PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2		
AG20	PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1	PWE0/PSDDQM0/PBS0	C25
AF19	PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1	PWE1/PSDDQM1/PBS1	E24
AJ18	PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18	PWE2/PSDDQM2/PBS2	D24
AJ17	PB17/FCC3_MII_RX_DV/L1RQA1/CLK17	PWE3/PSDDQM3/PBS3	C24
AE14	PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2	PWE4/PSDDQM4/PBS4	B26
AF13	PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2	PWE5/PSDDQM5/PBS5	A26
AG12	PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	PWE6/PSDDQM6/PBS6	B25
AH11	PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/L1TXD2A1	PWE7/PSDDQM7/PBS7	A25
AH16	PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2		
AE15	PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2		
AJ9	PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2	MODCK1/AP1/TC0/BNKSEL0	W2
AE9	PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1	MODCK2/AP2/TC1/BNKSEL1	W3
AJ7	PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2	MODCK3/AP3/TC2/BNKSEL2	W4
AH6	PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2		
AE3	PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1		
AE2	PB29/FCC2_UTM_RXCLAV/FCC2_UTS_RXCLAV/L1RSYNCB2/FCC2_MII_TX_EN		
AC5	PB30/FCC2_MII_RX_DV/FCC2_UT_TXSOC/L1RXDB2		
AC4	PB31/FCC2_MII_TX_ER/FCC2_UT_RXSOC/L1TXDB2		

<Value>

U?D

AB26	PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2		
AD29	PC1/DREQ2/BRGO6/L1RQA2	PORESET	AG6
AE29	PC2/FCC3_CD/FCC2_UT8_TXD3/DONE2		N27
AE27	PC3/FCC3_CTS/FCC2_UT8_TXD2/DACK2/CTS4	L_A14	
AF27	PC4/FCC2_UTM_RXENB/FCC2_UTS_RXENB/SI2_L1ST4/FCC2_CD		T29
AF24	PC5/FCC2_UTM_TXCLAV/FCC2_UTS_TXCLAV/SI2_L1ST3/FCC2_CTS	L_A15/SMI	
AJ26	PC6/FCC1_CD/L1CLKOC1/FCC1_UTM_RXADDR2/FCC1_UTS_RXADDR/FCC1_UTM_RXCLAV1	L_A16	R27
AJ25	PC7/FCC1_CTS/L1RQC1/FCC1_UTM_TXADDR2/FCC1_UTS_TXADDR2/FCC1_UTM_TXCLAV1		R26
AF22	PC8/CD4/RENA4/FCC1_UT16_TXD0/SI2_L1ST2/CTS3		
AE21	PC9/CTS4/CLSN4/FCC1_UT16_TXD1/SI2_L1ST1/ L1TSYNCA2/L1GNTA2	L_A17/CKSTP_OUT	R29
AF20	PC10/CD3/RENA3/FCC1_UT16_TXD2/SI1_L1ST4/FCC2_UT8_RXD3		R29
AE19	PC11/CTS3/CLSN3/L1CLKOD1/L1TXD3A2/FCC2_UT8_RXD2	L_A18	
AE18	PC12/CD2/RENA2/SI1_L1ST3/FCC1_UTM_RXADDR1/FCC1_UTS_RXADDR1	L_A19	R28
AH18	PC13/CTS2/CLSN2/L1RQD1/FCC1_UTM_TXADDR1/FCC1_UTS_TXADDR1		W29
AH17	PC14/CD1/RENA1/FCC1_UTM_RXADDR0/FCC1_UTS_RXADDR0	L_A20	
AG16	PC15/CTS1/CLSN1/SMTXD2/FCC1_UTM_TXADDR0/FCC1_UTS_TXADDR0		P28
AF15	PC16/CLK16/TIN4	L_A21	
AJ15	PC17/CLK15/TIN3/BRGO8		N26
AH14	PC18/CLK14/TGATE2	L_A22	
AG13	PC19/CLK13/BRGO7/SPICLK		AA27
AH12	PC20/CLK12/TGATE1	L_A23	
AJ11	PC21/CLK11/BRGO6		P29
AG10	PC22/CLK10/DONE1	L_A24	
AE10	PC23/CLK9/BRGO5/DACK1		AA26
AF9	PC24/FCC2_UT8_TXD3/CLK8/TOUT4	L_A25	
AE8	PC25/FCC2_UT8_TXD2/CLK7/BRGO4		N25
AJ6	PC26/CLK6/TOUT3/TMCLK	L_A26	
AG2	PC27/FCC3_TXD/FCC3_TXD0/CLK5/ BRGO3		AA25
AF3	PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2	L_A27	
AF2	PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1		AB29
AE1	PC30/FCC2_UT8_TXD3/CLK2/TOUT1	L_A28/CORE_SRESET	
AD1	PC31/CLK1/BRGO1		AB28
AC28	PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2	L_A29	
AD27	PD5/FCC1_UT16_TXD3/DONE1		P25
AF29	PD6/FCC1_UT16_TXD4/DACK1	L_A30	
AF28	PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/FCC2_UTM_TXADDR4/FCC1_TXCLAV2	L_A31	AB27
AG25	PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5		
AH26	PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3		
AJ27	PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4		
AJ23	PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1		
AG23	PD12/SI1_L1ST2/L1RXDB1		
AJ22	PD13/SI1_L1ST1/L1TXDB1		AA1
AE20	PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL	THERMAL0	AG4
AJ20	PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA	THERMAL1	
AG18	PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO		
AG17	PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI		
AF16	PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK		
AH15	PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1		
AJ14	PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2		
AH13	PD21/TXD4/FCC1_UT16_RXD3/L1RXD0A2/L1RXDA2		
AJ12	PD22/RXD4/FCC1_UT16_TXD5/L1TXD0A2/L1TXDA2		
AE12	PD23/RTS3/TENA3/FCC1_UT16_RXD4/L1RSYNCD1	SPARE1	AE11
AF10	PD24/TXD3/FCC1_UT16_RXD5/L1RXDD1	SPARE2	AF25
AG9	PD25/RXD3/FCC1_UT16_TXD6/L1TXDD1	SPARE4	U5
AH8	PD26/RTS2/TENA2/FCC1_UT16_RXD6/L1RSYNCC1	SPARE6	V4
AG7	PD27/TXD2/FCC1_UT16_RXD7/L1RXDC1		
AE4	PD28/RXD2/FCC1_UT16_TXD7/L1TXDC1		
AG1	PD29/RTS1/TENA1/FCC1_UTM_RXADDR3/FCC1_UTS_RXADDR3/FCC1_UTM_RXCLAV2/FCC2_UTM_RXADDR4		
AD4	PD30/FCC2_UTM_TXENB/FCC2_UTS_TXENB/TXD1		
AD2	PD31/RXD1		

<Value>

		U?E	
		VDDH1	AG21
		VDDH2	AG14
		VDDH3	AG8
AB3	VCCSYN	VDDH4	AJ1
		VDDH5	AJ2
		VDDH6	AH1
B9	VCCSYN1	VDDH7	AH2
		VDDH8	AG3
		VDDH9	AF4
		VDDH10	AE5
		VDDH11	AC27
		VDDH12	Y27
		VDDH13	T27
		VDDH14	P27
		VDDH15	K26
		VDDH16	G27
		VDDH17	AE25
U28	VDD1	VDDH18	AF26
U29	VDD2	VDDH19	AG27
K28	VDD3	VDDH20	AH28
K29	VDD4	VDDH21	AH29
A9	VDD5	VDDH22	AJ28
A19	VDD6	VDDH23	AJ29
B19	VDD7	VDDH24	C7
M1	VDD8	VDDH25	C14
M2	VDD9	VDDH26	C16
Y1	VDD10	VDDH27	C20
Y2	VDD11	VDDH28	C23
AC1	VDD12	VDDH29	E10
AC2	VDD13	VDDH30	A28
AH19	VDD14	VDDH31	A29
AJ19	VDD15	VDDH32	B28
AH10	VDD16	VDDH33	B29
AJ10	VDD17	VDDH34	C27
AJ5	VDD18	VDDH35	D26
		VDDH36	E25
		VDDH37	H3
		VDDH38	M4
		VDDH39	T3
		VDDH40	AA4
		VDDH41	A1
		VDDH42	A2
		VDDH43	B1
		VDDH44	B2
		VDDH45	C3
		VDDH46	D4
		VDDH47	E5

<Value>

U?F

AB1	GND1	GND20	D7
AA5	GND2	GND21	D10
AF21	GND3	GND22	D14
AF14	GND4	GND23	D16
AF8	GND5	GND24	D20
AE7	GND6	GND25	D23
AF11	GND7	GND26	C9
AE17	GND8	GND27	E11
AE23	GND9	GND28	E13
AC26	GND10	GND29	E15
AB25	GND11	GND30	E19
Y26	GND12	GND31	E22
V25	GND13	GND32	B3
T26	GND14	GND33	G5
R25	GND15	GND34	H4
P26	GND16	GND35	K5
M25	GND17	GND36	M3
K27	GND18	GND37	P5
H25	GND19	GND38	T4
G26		GND39	Y5
		GND40	AA2
		GND41	AC3

<Value>