34 X 128 Pixel Matrix Driver

製品詳細

ブロック図

図を選択する。:

Block diagram: PCF8531U

PCF8531 Block Diagram

PCF8531 Block Diagram

Features

  • Single-chip LCD controller and driver
  • 34 row and 128 column outputs
  • Display data RAM 34 × 128 bits
  • 128 icons (last row is used for icons)
  • Fast-mode I²C-bus interface (400 kbit/s)
  • Software selectable multiplex rates: 1:17, 1:26, and 1:34
  • Icon mode with multiplex rate 1:2:
    • Featuring reduced current consumption while displaying icons only
  • On-chip:
    • Generation of VLCD (external supply also possible)
    • Selectable linear temperature compensation
    • Oscillator requires no external components (external clock also possible)
    • Generation of intermediate LCD bias voltages
    • Power-On Reset (POR)
  • No external components required
  • Software selectable bias configuration
  • Logic supply voltage range VDD1 to VSS1: 1.8 V to 5.5 V
  • Supply voltage range for on-chip voltage generator VDD2 and VDD3 to VSS1 and VSS2: 2.5 V to 4.5 V
  • Display supply voltage range VLCD to VSS:
    • Normal mode: 4 V to 9 V
    • Icon mode: 3 V to 9 V
  • Low-power consumption, suitable for battery operated systems
  • CMOS compatible inputs
  • Manufactured in silicon gate CMOS process

Target Applications

  • Telecommunication systems
  • Automotive information systems
  • Point-of-sale terminals
  • Instrumentation

購入/パラメータ










































































































ドキュメント

クイック・リファレンス ドキュメンテーションの種類.

1-5 の 11 ドキュメント

全て表示

デザイン・ファイル

サポート

お困りのことは何ですか??