デザイン・ファイル
クイック・リファレンス
設計・ファイルの種類.
1 設計・ファイル
完全な内訳を受け取ります。 製品の設置面積などについては、 eCad ファイル.
-
シンボルおよびフットプリント
GTL2000DGG_TSSOP48-CAD Symbol and PCB Footprint – BXL File
22-Bit Bidirectional Low-Voltage Translator
- このページには、製造中止（生産終了）となった製品の情報が記載されています。本ページに記載されている仕様および情報は、過去の参考情報です。
The Gunning Transceiver Logic - Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with low ON-state resistance and minimal propagation delay. The GTL2000 provides 22 NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF). The device allows bi-directional voltage translations between 1.0 V and 5.0 V without use of a direction pin.
When the Sn or Dn port is low the clamp is in the ON-state and a low resistance connection exists between the Sn and Dn ports. Assuming the higher voltage is on the Dn port, when the Dn port is high, the voltage on the Sn port is limited to the voltage set by the reference transistor (SREF). When the Sn port is high, the Dn port is pulled to VCC by the pull up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control.
All transistors have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the transistors is symmetrical. Because all transistors in the device are identical, SREF and DREF can be located on any of the other twenty-two matched Sn/Dn transistors, allowing for easier board layout. The translators transistors provides excellent ESD protection to lower voltage devices and at the same time protect less ESD resistant devices.
The open drain construction with no direction pin is ideal for bi-directional low voltage (e.g., 1.0 V, 1.2 V, 1.5 V, or 1.8 V) processor I²C port translation to the normal 3.3 V and/or 5.0 V I²C bus signal levels or GTL/GTL+ translation to LVTTL/TTL signal levels
Outline 3d SOT362-1
製品詳細
Features
Key Features
- 22-bit bi-directional low voltage translator
- Allows voltage level translation between 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5 V busses which allows direct interface with GTL, GTL+, LVTTL/TTL and 5 V CMOS levels
- Provides bi-directional voltage translation with no direction pin
- Low 6.5 Ω RDSON resistance between input and output pins (Sn/Dn)
- Supports hot insertion
- No power supply required - Will not latch up
- 5 V tolerant inputs
- Low stand-by current
- Flow-through pinout for ease of printed circuit board trace routing
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V per JESD22-C101
- Package offer: SSOP48, TSSOP48
- Any application that requires bi-directional or unidirectional voltage level translation from any voltage between 1.0 V and 5.0 V to any voltage between 1.0 V and 5.0 V
購入/パラメータ
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ドキュメント
クイック・リファレンス ドキュメンテーションの種類.
1-5 の 10 ドキュメント
-
アプリケーション・ノート
AN10145 Bi-directional low voltage translators
-
アプリケーション・ノート
AN10216