アプリケーション・ノート (9)
データ・シート (1)
-
Dual bidirectional bus buffer[P82B96]
コンパクトリスト
Dual bidirectional bus buffer
- このページには、製造中止（生産終了）となった製品の情報が記載されています。本ページに記載されている仕様および情報は、過去の参考情報です。
The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal IC-bus and a range of other bus configurations. It can interface IC-bus logic signals to similar buses having different voltage and current levels.
For example, it can interface to the 350 A SMBus, to 3.3 V logic devices, and to 15 V levels and/or low-impedance lines to improve noise immunity on longer bus lengths.
It achieves this interface without any restrictions on the normal IC-bus protocols or clock speed. The IC adds minimal loading to the IC-bus node, and loadings of the new bus or remote IC-bus nodes are not transmitted or transformed to the local node. Restrictions on the number of IC-bus devices in a system, or the physical separation between them, are virtually eliminated. Transmitting SDA and SCL signals via balanced transmission lines (twisted pairs) or with galvanic isolation (opto-coupling) is simple because separate directional Tx and Rx signals are provided. The Tx and Rx signals may be directly connected, without causing latching, to provide an alternative bidirectional signal line with IC-bus properties.
1-10 件/全 14 ドキュメント
コンパクトリスト
アプリケーション・ノート (9)
データ・シート (1)
-
Dual bidirectional bus buffer[P82B96]
パッケージ情報 (1)
ユーザ・ガイド (2)
-
UM10323[UM10323]
レポートまたはプレゼンテーション (1)
-
DesignCon 2003 TecForum I²C-Bus Overview[DESIGN_CON_2003_TECFORUM_I2C_B_1]
設計・リソース
サポート
最近閲覧した商品
There are no recently viewed products to display.
