サポート情報 (1)
-
Footprint for wave soldering[PLCC-WAVE]
データ・シート (1)
パッケージ情報 (1)
-
plastic leaded chip carrier; 68 leads[SOT188-2]
デザイン・ファイル
完全な内訳を受け取ります。 製品の設置面積などについては、 eCad ファイル.
コンパクトリスト
Single-Chip 8-Bit Microcontroller with 10-Bit A/D, Capture/Compare Timer, High-Speed Outputs, PWM
The 80C552/83C552 (hereafter generically referred to as 8XC552) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC552 has the same instruction set as the 80C51.
Three versions of the derivative exist:
- 83C552?8 kbytes mask programmable ROM
- 80C552?ROMless version of the 83C552
- 87C552?8 kbytes EPROM (described in a separate chapter)
The 8XC552 contains a non-volatile 8k ? 8 read-only program memory (83C552), a volatile 256 ? 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC552 can be expanded using standard TTL compatible memories and logic.
In addition, the 8XC552 has two software selectable modes of power reduction?idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16 MHz (24 MHz) crystal, 58 pct of the instructions are executed in 0.75 us (0.5 us) and 40 pct in 1.5 us (1 us). Multiply and divide instructions require 3 us (2 us).
sot188-2_3d
製品詳細
ブロック図
Features
- 80C51 central processing unit
- 8k ? 8 ROM expandable externally to 64 kbytes
- ROM code protection
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Two standard 16-bit timer/counters
- 256 ? 8 RAM, expandable externally to 64 kbytes
- Capable of producing eight synchronized, timed outputs
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented controller and target functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three speed ranges:
- 3.5 to 16 MHz
- 3.5 to 24 MHz (ROM, ROMless only)
- Three operating ambient temperature ranges:
- P83C552xBx: 0 Cel to +70 Cel
- P83C552xFx: ?40 Cel to +85 Cel (XTAL frequency max. 24 MHz)
- P83C552xHx: ?40 Cel to +125 Cel (XTAL frequency max. 16 MHz)
ドキュメント
クイック・リファレンス ドキュメンテーションの種類.
3 ドキュメント
