Low-Power PowerQUICC® II Pro Processor with DDR2, TDM, PCI, PCI Express, 1 GB Ethernet, Security, USB | NXP Semiconductors

オートモーティブ

インダストリアル

コンスーマ

テクノロジ

Low-Power PowerQUICC® II Pro Processor with DDR2, TDM, PCI, PCI Express, 1 GB Ethernet, Security, USB

MPC8314E
NRND

Today's digital home consumers require a robust converged platform that supports distribution of voice, video and data simultaneously. The MPC8314E provides a high-performance Power Architecture® e300 core up to 400 MHz with 16K I/D L1 cache, integrated high-speed USB 2.0 with PHY and x2 PCI Express® controllers that help to reduce overall BOM cost. The system-on-chip (SoC) also includes two Gigabit Ethernet (GbE) controllers for network connectivity, TDM interface for supporting multiple channels of VoIP and a security engine for encryption algorithm offload. The MPC8314E, based in 90 nm process technology, provides high integration that simplifies board design and provides a cost-effective solution for applications such as converged home gateway supporting VoIP, Wi-Fi and streaming high-definition video content throughout the home.

ブロック図

NXP PowerQUICC MPC8314E Communications Processor Block Diagram

NXP<sup>&#174;</sup> PowerQUIICC MPC8314E Communications Processor Block Diagram
図を取得する PDF

Features

  • Core: e300
  • CPU speed: up to 400 MHz
  • L1 cache: 16 KB I/D
  • Memory controller: 16/32-bit DDR/2 up to 266 MHz
  • Local bus: 16-bit w/NAND boot support
  • PCI: one-32-bit up to 66 MHz (2.3)
  • PCI Express: 2-x1
  • Ethernet: 2-10/100/1000 RGMII, (R)MII, RTBI, SGMII
  • USB 2.0: one host or device w/PHY
  • TDM: yes
  • Security: MPC8314E version only
  • UART: dual
  • I²C: single
  • Serial peripheral interface: yes
  • Interrupt controller: yes
  • Package: TEPBGA II
  • This product is included in NXP®.s product longevity program, with assured supply for a minimum of 10 years after launch

購入/パラメータ

‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
‌
‌

‌
‌
‌
‌
‌
‌
N true 0 PSPMPC8314Eja 23 アプリケーション・ノート Application Note t789 11 アプリケーション・ノート・ソフトウェア Application Note Software t783 2 エラッタ Errata t522 1 カタログ Brochure t518 1 サポート情報 Supporting Information t531 1 データ・シート Data Sheet t520 1 ファクト・シート Fact Sheet t523 2 ホワイト・ペーパ White Paper t530 1 リファレンス・マニュアル Reference Manual t877 2 製品概要 Product Brief t532 1 ja 4 1 0 English This document provides an overview of the MPC8315E PowerQUICC<sup>&#174;</sup> II Pro processor features, including a block diagram showing the major functional components. 1190032659021723573365 PSP 519.8 KB None None documents None 1190032659021723573365 /docs/en/product-brief/MPC8315EPB.pdf 519772 /docs/en/product-brief/MPC8315EPB.pdf MPC8315EPB N 2007-09-17 MPC8315E Product Brief /docs/en/product-brief/MPC8315EPB.pdf /docs/en/product-brief/MPC8315EPB.pdf Product Brief N Y 899114358132306053 2022-12-07 pdf en Sep 14, 2007 Product Brief t532 製品概要 Product Brief Y N MPC8315E Product Brief 2 2 English This reference manual defines the functionality of the MPC8315E. It is written from the perspective of the MPC8315E, which is the superset device, and unless otherwise noted, the information applies also to the MPC8315, MPC8314E, and MPC8314. Note that the MPC8315 and MPC8314 do not support a security engine. Also, the MPC8314E and MPC8314 do not support dual SATA controllers. 1189648881727718440864 PSP 12.8 MB None None documents None 1189648881727718440864 /docs/en/reference-manual/MPC8315ERM.pdf 12834772 /docs/en/reference-manual/MPC8315ERM.pdf MPC8315ERM N 2007-09-12 MPC8315E Reference Manual /docs/en/reference-manual/MPC8315ERM.pdf /docs/en/reference-manual/MPC8315ERM.pdf Reference Manual N Y 500633505221135046 2022-12-07 pdf en Jun 29, 2010 Reference Manual t877 リファレンス・マニュアル Reference Manual Y N MPC8315E Reference Manual 3 1 English The MPC8314E communications processor, a member of the MPC8315E family, enables feature-rich consumer applications that make the digital home experience easier, richer and safer. The cost-effective MPC8314E processor meets the requirements of several small office/home office (SOHO) applications, including residential gateway, WLAN access point, printing, IP services and industrial control. It provides more CPU performance, additional functionality and faster interfaces while addressing important time to mar 1189477178438720957353 PSP 277.0 KB None None documents None 1189477178438720957353 /docs/en/fact-sheet/MPC8314EFS.pdf 277002 /docs/en/fact-sheet/MPC8314EFS.pdf MPC8314EFS N 2007-09-11 MPC8314E Fact Sheet /docs/en/fact-sheet/MPC8314EFS.pdf /docs/en/fact-sheet/MPC8314EFS.pdf Fact Sheet N Y 736675474163315314 2022-12-07 pdf en Apr 1, 2009 Fact Sheet t523 ファクト・シート Fact Sheet Y N MPC8314E Fact Sheet 4 2 English This document provides an overview of the MPC8314E PowerQUICC<sup>&#174;</sup>&#8482; II Pro processor features, including a block diagram showing the major functional components. 1241819213829729350743 PSP 660.9 KB None None documents None 1241819213829729350743 /docs/en/data-sheet/MPC8314EEC.pdf 660945 /docs/en/data-sheet/MPC8314EEC.pdf MPC8314EEC N N 2009-05-10 MPC8314E PowerQUICC<sup>&#174;</sup> II Pro Processor Hardware Specifications /docs/en/data-sheet/MPC8314EEC.pdf /docs/en/data-sheet/MPC8314EEC.pdf Data Sheet N Y 980000996212993340 2022-12-07 pdf N en Nov 23, 2011 Data Sheet t520 データ・シート Data Sheet Y N MPC8314E PowerQUICC<sup>&#174;</sup> II Pro Processor Hardware Specifications false ja ja リファレンス・マニュアル Reference Manual 1 5 2.1 English This errata describes corrections to the MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor&#13;&#10;Family Reference Manual, Revision 2. 1207167761981697706467 PSP 509.1 KB None None documents None 1207167761981697706467 /docs/en/reference-manual/MPC8315ERMAD.pdf 509070 /docs/en/reference-manual/MPC8315ERMAD.pdf MPC8315ERMAD documents N 2008-04-04 Errata to MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor Family Reference Manual, Rev. 1 /docs/en/reference-manual/MPC8315ERMAD.pdf /docs/en/reference-manual/MPC8315ERMAD.pdf Reference Manual N 500633505221135046 2022-12-07 pdf en Sep 20, 2010 500633505221135046 Reference Manual Y N Errata to MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor Family Reference Manual, Rev. 1 アプリケーション・ノート Application Note 11 6 0 Chinese Reviewing the troubleshoot microcontroller when there is a malfunction module. 1641302649210707506203zh PSP 303.0 KB None None documents None 1641302649210707506203 /docs/zh/application-note/AN13461.pdf 302971 /docs/zh/application-note/AN13461.pdf AN13461 documents N N 2022-01-04 AN13461: NXP Microcontroller Troubleshooting Checklist - Application Note /docs/zh/application-note/AN13461.pdf /docs/zh/application-note/AN13461.pdf Application Note N 645036621402383989 2022-12-07 zh May 9, 2022 645036621402383989 Application Note Y N 恩智浦微控制器故障排除清单 0 English Reviewing the troubleshoot microcontroller when there is a malfunction module. 1641302649210707506203 PSP 303.0 KB None None documents None 1641302649210707506203 /docs/en/application-note/AN13461.pdf 302971 /docs/en/application-note/AN13461.pdf AN13461 documents N N 2022-01-04 AN13461: NXP Microcontroller Troubleshooting Checklist - Application Note /docs/en/application-note/AN13461.pdf /docs/en/application-note/AN13461.pdf Application Note N 645036621402383989 2022-12-07 pdf N en Nov 30, 2021 645036621402383989 Application Note Y N AN13461: NXP Microcontroller Troubleshooting Checklist - Application Note 7 3 English This document is a supplement to the SEC 2/3x reference device driver. 1224778148188710027580 PSP 1.1 MB Registration without Disclaimer None documents Extended 1224778148188710027580 /secured/assets/documents/en/application-note/AN3645.pdf 1147132 /secured/assets/documents/en/application-note/AN3645.pdf AN3645 documents Y N 2016-10-31 SEC 2/3x Descriptor Programmer’s Guide /webapp/Download?colCode=AN3645&lang_cd=ja /secured/assets/documents/en/application-note/AN3645.pdf Application Note N 645036621402383989 2023-06-18 pdf Y en Apr 28, 2017 645036621402383989 Application Note N SEC 2/3x Descriptor Programmer’s Guide 8 11 English AN2583: This application note provides programming guidelines for the PowerQUICC<sup>&#174;</sup> DDR-SDRAM memory controller and specifically JEDEC-compatible DDR1 SDRAM memories. 1070297961506735248621 PSP 333.2 KB None None documents None 1070297961506735248621 /docs/en/application-note/AN2583.pdf 333170 /docs/en/application-note/AN2583.pdf AN2583 documents N N 2003-12-01 AN2583, Programming the PowerQUICC<sup>&#174;</sup> III/PowerQUICC II Pro DDR SDRAM Controller - Application Note /docs/en/application-note/AN2583.pdf /docs/en/application-note/AN2583.pdf Application Note N 645036621402383989 2022-12-07 pdf N en Jul 29, 2014 645036621402383989 Application Note Y N AN2583, Programming the PowerQUICC<sup>&#174;</sup> III/PowerQUICC II Pro DDR SDRAM Controller - Application Note 9 Rev. 0 English This application note describes some reference connection schemes when interfacing the third-party clock driver chip&#8217;s output with the SerDes Reference Clock inputs of PowerQUICC<sup>&#174;</sup> or QorIQ<sup>&#174;</sup> devices. It also summarizes some recommendations for PCI Express and SRIO HSSI measurement. 1305312143395731535528 PSP 577.2 KB Registration without Disclaimer None documents Extended 1305312143395731535528 /secured/assets/documents/en/application-note/AN4311.pdf 577164 /secured/assets/documents/en/application-note/AN4311.pdf AN4311 documents Y N 2016-10-31 SerDes Reference Clock Interfacing and HSSI Measurements Recommendations /webapp/Download?colCode=AN4311&lang_cd=ja /secured/assets/documents/en/application-note/AN4311.pdf Application Note N 645036621402383989 2023-06-18 pdf Y en May 13, 2011 645036621402383989 Application Note Y N SerDes Reference Clock Interfacing and HSSI Measurements Recommendations 10 0 English AN3830: This application note provides a practical guide to using Our CodeWarrior IDE to debug hardware. Focusing on PowerQUICC<sup>&#174;</sup> processors, this document covers many of the key features available in the IDE to assist in bring-up and troubleshooting of a new board. 1245429781973738421244 PSP 1.6 MB None None documents None 1245429781973738421244 /docs/en/application-note/AN3830.pdf 1576181 /docs/en/application-note/AN3830.pdf AN3830 documents N 2009-06-19 AN3830, Hardware Debugging Using the CodeWarrior<sup>&#174;</sup> &#8482; IDE - Application Notes /docs/en/application-note/AN3830.pdf /docs/en/application-note/AN3830.pdf Application Note N 645036621402383989 2022-12-07 pdf en Feb 1, 2011 645036621402383989 Application Note Y N AN3830, Hardware Debugging Using the CodeWarrior<sup>&#174;</sup> &#8482; IDE - Application Notes 11 1 English This application note describes how to use and benefit from DDR memory interleaving. 1251150824863717930878 PSP 717.3 KB Registration without Disclaimer None documents Extended 1251150824863717930878 /secured/assets/documents/en/application-note/AN3939.pdf 717276 /secured/assets/documents/en/application-note/AN3939.pdf AN3939 documents Y N 2016-10-31 DDR Interleaving for PowerQUICC and QorIQ Processors /webapp/Download?colCode=AN3939&lang_cd=ja /secured/assets/documents/en/application-note/AN3939.pdf Application Note N 645036621402383989 2022-12-07 pdf Y en Jun 30, 2010 645036621402383989 Application Note Y N DDR Interleaving for PowerQUICC and QorIQ Processors 12 0 English AN4026SW.zip /secured/assets/documents/en/application-note-software/AN4026SW.zip /webapp/Download?colCode=AN4026SW&appType=license&docLang=en A common use of the QUICC Engine block is to establish an HDLC communication path over a TDM interface, such as a T1 or E1 link. This application note describes the various sub-blocks used in the QUICC Engine communications engine for this application, discusses how the sub-blocks interoperate with each other, describes how to initialize them for the HDLC communication path, and provides a software demonstration of HDLC mode via a TDM interface using on-chip loopback. 1260992898773711434436 PSP 718.0 KB None None documents None 1260992898773711434436 /docs/en/application-note/AN4026.pdf 718019 /docs/en/application-note/AN4026.pdf AN4026 documents N 2009-12-17 Communicating via HDLC over a TDM Interface with a QUICC Engine&#8482; UCC /docs/en/application-note/AN4026.pdf /docs/en/application-note/AN4026.pdf Application Note N 645036621402383989 2022-12-07 pdf en Dec 17, 2009 645036621402383989 Application Note N Communicating via HDLC over a TDM Interface with a QUICC Engine&#8482; UCC 13 0 English High-level data link control (HDLC) is widely used in the telecommunications and networking industries. NXP&#8217;s PowerQUICC&#8482; communications processors have extensive support for HDLC protocol through the communications processor module (CPM) and QUICC Engine&#8482; technologies.&#13;&#10;&#13;&#10;This application note explains how NXP&#8217;s existing&#13;&#10;PowerQUICC communications processors use the CPM and QUICC Engine technologies to support the HDLC protocol and provides HDLC e 1258066893562722616236 PSP 496.6 KB None None documents None 1258066893562722616236 /docs/en/application-note/AN3966.pdf 496625 /docs/en/application-note/AN3966.pdf AN3966 documents N 2016-10-31 PowerQUICC™ HDLC Support and Example Code /docs/en/application-note/AN3966.pdf /docs/en/application-note/AN3966.pdf Application Note N 645036621402383989 2022-12-07 pdf en Nov 10, 2009 645036621402383989 Application Note N PowerQUICC™ HDLC Support and Example Code 14 0 English This application note provides an overview and specific strategies for cache coherency and potential performance impacts in the PowerQUICC<sup>&#174;</sup> II Pro and PowerQUICC III families. It focuses on data coherency and potential system issues, as well as some concerns associated with having multiple DMA devices. It also discusses the specific steps and interdependencies required to implement hardware enforced cache coherency. 1198270786976715604383 PSP 547.7 KB None None documents None 1198270786976715604383 /docs/en/application-note/AN3544.pdf 547694 /docs/en/application-note/AN3544.pdf AN3544 documents N 2016-10-31 PowerQUICC™ Data Cache Coherency /docs/en/application-note/AN3544.pdf /docs/en/application-note/AN3544.pdf Application Note N 645036621402383989 2022-12-07 pdf en Dec 21, 2007 645036621402383989 Application Note N PowerQUICC™ Data Cache Coherency 15 0 English AN3538SW.zip /docs/en/application-note-software/AN3538SW.zip /docs/en/application-note-software/AN3538SW.zip This application note explains how to configure the memory controller to use ECC and how to use some of its test capabilities to validate correct ECC operation for the PowerQUICC<sup>&#174;</sup> II Pro family. 1197315617339724591437 PSP 460.6 KB None None documents None 1197315617339724591437 /docs/en/application-note/AN3538.pdf 460604 /docs/en/application-note/AN3538.pdf AN3538 documents N 2007-12-10 Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup> II /docs/en/application-note/AN3538.pdf /docs/en/application-note/AN3538.pdf Application Note N 645036621402383989 2022-12-07 pdf en Dec 10, 2007 645036621402383989 Application Note Y N Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup> II 16 2 English These design guidelines are applicable for products that leverage the DDR2 SDRAM IP core, and are based on a compilation of internal platforms designed by NXP Semiconductors, Inc. These guidelines are constructed in such a fashion as to minimize board-related issues across multiple memory topologies while allowing maximum flexibility for the board designer. 1128961595061725581551 PSP 619.7 KB None None documents None 1128961595061725581551 /docs/en/application-note/AN2910.pdf 619650 /docs/en/application-note/AN2910.pdf AN2910 documents N 2016-10-31 Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces /docs/en/application-note/AN2910.pdf /docs/en/application-note/AN2910.pdf Application Note N 645036621402383989 2022-12-07 pdf en Mar 27, 2007 645036621402383989 Application Note N Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces アプリケーション・ノート・ソフトウェア Application Note Software 2 17 0 English 1258066894053701788655 PSP 330.9 KB Registration With Click-Thru Software Licensing Agreement 1395958162559706127527 documents Extended 1258066894053701788655 /secured/assets/documents/en/application-note-software/AN3966SW.zip 330857 /secured/assets/documents/en/application-note-software/AN3966SW.zip AN3966SW documents Y N 2016-10-31 Software to accompany application note AN3966 /webapp/Download?colCode=AN3966SW&appType=license&lang_cd=ja /secured/assets/documents/en/application-note-software/AN3966SW.zip Application Note Software N 789425793691620447 2022-12-07 zip Y en Nov 10, 2009 789425793691620447 Application Note Software N Software to accompany application note AN3966 18 0 English 1197316910103728130595 PSP 193.9 KB None None documents None 1197316910103728130595 /docs/en/application-note-software/AN3538SW.zip 193903 /docs/en/application-note-software/AN3538SW.zip AN3538SW documents N 2007-12-10 Software Package for Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup>&#8482; II Pro /docs/en/application-note-software/AN3538SW.zip /docs/en/application-note-software/AN3538SW.zip Application Note Software N 789425793691620447 2022-12-07 zip en Dec 10, 2007 789425793691620447 Application Note Software D N Software Package for Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup>&#8482; II Pro カタログ Brochure 1 19 1 English NXP, known for its&#13;&#10;design and integration capabilities, designed&#13;&#10;the versatile MPC8313E, MPC8315E and&#13;&#10;MPC8314E PowerQUICC<sup>&#174;</sup>&#174; processors to&#13;&#10;integrate hardware for Ethernet and serial&#13;&#10;communications, memory interfaces, USB&#13;&#10;ports, security and other popular inputs&#13;&#10;and outputs in a ubiquitous architecture&#13;&#10;engineered to serve several markets equally&#13;&#10;well. 1208376113735717128975 PSP 828.2 KB None None documents None 1208376113735717128975 /docs/en/brochure/MPC831x_Brochure.pdf 828236 /docs/en/brochure/MPC831x_Brochure.pdf MPC831X_BROCHURE documents N 2008-04-16 MPC831x /docs/en/brochure/MPC831x_Brochure.pdf /docs/en/brochure/MPC831x_Brochure.pdf Brochure N 712453003803778552 2022-12-07 pdf en Apr 16, 2008 712453003803778552 Brochure Y N MPC831x エラッタ Errata 1 20 4 English This document details all known silicon errata for the MPC8315E, MPC8315, MPC8314E, and MPC8314. 1234987349321743268551 PSP 632.3 KB None None documents None 1234987349321743268551 /docs/en/errata/MPC8315ECE.pdf 632323 /docs/en/errata/MPC8315ECE.pdf MPC8315ECE documents N N 2009-02-18 MPC8315E Chip Errata - Chip Errata /docs/en/errata/MPC8315ECE.pdf /docs/en/errata/MPC8315ECE.pdf Errata N 155452329886410597 2022-12-07 pdf N en May 27, 2014 155452329886410597 Errata Y N MPC8315E Chip Errata - Chip Errata ファクト・シート Fact Sheet 1 21 4 English QUICC Engine<sup>&#174;</sup>TM and Enhanced Triple Speed Ethernet Controller (eTSEC) are the first NXP communications interfaces to optimize IEEE 1588 Precision Time Protocol (PTP) in hardware. 1153163047046710587034 PSP 216.3 KB None None documents None 1153163047046710587034 /docs/en/fact-sheet/PQIEEE1588FS.pdf 216278 /docs/en/fact-sheet/PQIEEE1588FS.pdf PQIEEE1588FS documents N N 2016-10-31 PowerQUICC Integrates IEEE 1588 Time Synchronization /docs/en/fact-sheet/PQIEEE1588FS.pdf /docs/en/fact-sheet/PQIEEE1588FS.pdf Fact Sheet N 736675474163315314 2022-12-07 pdf N en Feb 14, 2008 736675474163315314 Fact Sheet Y N PowerQUICC Integrates IEEE 1588 Time Synchronization サポート情報 Supporting Information 1 22 1.9 English FSLNISTCAVP: NXP<sup>&#174;</sup> Semiconductors has performed NIST CAVP testing of cryptographic accelerators (called Execution Units or EUs) found in multiple product families, including the PowerQUICC<sup>&#174;</sup> and QorIQ<sup>&#174;</sup> embedded communications processors, and the StarCore<sup>&#174;</sup> digital signal processors. 1368836090577704535160 PSP 303.5 KB None None documents None 1368836090577704535160 /docs/en/supporting-information/FSLNISTCAVP.pdf 303546 /docs/en/supporting-information/FSLNISTCAVP.pdf FSLNISTCAVP documents N N 2016-11-09 FSLNISTCAVP, NIST Crypto Algorithm Validation Program Certifications for NXP<sup>®</sup> Cryptographic Accelerators - White Paper /docs/en/supporting-information/FSLNISTCAVP.pdf /docs/en/supporting-information/FSLNISTCAVP.pdf Supporting Information N 371282830530968666 2022-12-07 pdf N en Oct 28, 2016 371282830530968666 Supporting Information Y N FSLNISTCAVP, NIST Crypto Algorithm Validation Program Certifications for NXP<sup>®</sup> Cryptographic Accelerators - White Paper ホワイト・ペーパ White Paper 1 23 0 English The focus of this white paper is to provide the end user with high level design considerations and/or trade-offs associated with migrating from SDRAM to DDR SDRAM-based designs. 1208376896761708228520 PSP 735.3 KB None None documents None 1208376896761708228520 /docs/en/white-paper/DDRSDRAMWP.pdf 735286 /docs/en/white-paper/DDRSDRAMWP.pdf DDRSDRAMWP documents N N 2016-10-31 Comparison of DDRx and SDRAM /docs/en/white-paper/DDRSDRAMWP.pdf /docs/en/white-paper/DDRSDRAMWP.pdf White Paper N 918633085541740938 2023-06-19 pdf N en Apr 16, 2008 918633085541740938 White Paper Y N Comparison of DDRx and SDRAM false 0 MPC8314E downloads ja true 1 Y PSP アプリケーション・ノート 11 /docs/en/application-note/AN13461.pdf 2022-01-04 1641302649210707506203 PSP 6 Nov 30, 2021 Application Note Reviewing the troubleshoot microcontroller when there is a malfunction module. None /docs/en/application-note/AN13461.pdf English documents 302971 None 645036621402383989 2022-12-07 N /docs/en/application-note/AN13461.pdf AN13461: NXP Microcontroller Troubleshooting Checklist - Application Note /docs/en/application-note/AN13461.pdf documents 645036621402383989 Application Note N en None Y pdf 0 N N AN13461: NXP Microcontroller Troubleshooting Checklist - Application Note 303.0 KB AN13461 N 1641302649210707506203 /secured/assets/documents/en/application-note/AN3645.pdf 2016-10-31 1224778148188710027580 PSP 7 Apr 28, 2017 Application Note This document is a supplement to the SEC 2/3x reference device driver. Registration without Disclaimer /secured/assets/documents/en/application-note/AN3645.pdf English documents 1147132 None 645036621402383989 2023-06-18 Y /webapp/Download?colCode=AN3645&lang_cd=ja SEC 2/3x Descriptor Programmer’s Guide /secured/assets/documents/en/application-note/AN3645.pdf documents 645036621402383989 Application Note N en Extended pdf 3 Y N SEC 2/3x Descriptor Programmer’s Guide 1.1 MB AN3645 N 1224778148188710027580 /docs/en/application-note/AN2583.pdf 2003-12-01 1070297961506735248621 PSP 8 Jul 29, 2014 Application Note AN2583: This application note provides programming guidelines for the PowerQUICC<sup>&#174;</sup> DDR-SDRAM memory controller and specifically JEDEC-compatible DDR1 SDRAM memories. None /docs/en/application-note/AN2583.pdf English documents 333170 None 645036621402383989 2022-12-07 N /docs/en/application-note/AN2583.pdf AN2583, Programming the PowerQUICC<sup>&#174;</sup> III/PowerQUICC II Pro DDR SDRAM Controller - Application Note /docs/en/application-note/AN2583.pdf documents 645036621402383989 Application Note N en None Y pdf 11 N N AN2583, Programming the PowerQUICC<sup>&#174;</sup> III/PowerQUICC II Pro DDR SDRAM Controller - Application Note 333.2 KB AN2583 N 1070297961506735248621 /secured/assets/documents/en/application-note/AN4311.pdf 2016-10-31 1305312143395731535528 PSP 9 May 13, 2011 Application Note This application note describes some reference connection schemes when interfacing the third-party clock driver chip&#8217;s output with the SerDes Reference Clock inputs of PowerQUICC<sup>&#174;</sup> or QorIQ<sup>&#174;</sup> devices. It also summarizes some recommendations for PCI Express and SRIO HSSI measurement. Registration without Disclaimer /secured/assets/documents/en/application-note/AN4311.pdf English documents 577164 None 645036621402383989 2023-06-18 Y /webapp/Download?colCode=AN4311&lang_cd=ja SerDes Reference Clock Interfacing and HSSI Measurements Recommendations /secured/assets/documents/en/application-note/AN4311.pdf documents 645036621402383989 Application Note N en Extended Y pdf Rev. 0 Y N SerDes Reference Clock Interfacing and HSSI Measurements Recommendations 577.2 KB AN4311 N 1305312143395731535528 /docs/en/application-note/AN3830.pdf 2009-06-19 1245429781973738421244 PSP 10 Feb 1, 2011 Application Note AN3830: This application note provides a practical guide to using Our CodeWarrior IDE to debug hardware. Focusing on PowerQUICC<sup>&#174;</sup> processors, this document covers many of the key features available in the IDE to assist in bring-up and troubleshooting of a new board. None /docs/en/application-note/AN3830.pdf English documents 1576181 None 645036621402383989 2022-12-07 /docs/en/application-note/AN3830.pdf AN3830, Hardware Debugging Using the CodeWarrior<sup>&#174;</sup> &#8482; IDE - Application Notes /docs/en/application-note/AN3830.pdf documents 645036621402383989 Application Note N en None Y pdf 0 N AN3830, Hardware Debugging Using the CodeWarrior<sup>&#174;</sup> &#8482; IDE - Application Notes 1.6 MB AN3830 N 1245429781973738421244 /secured/assets/documents/en/application-note/AN3939.pdf 2016-10-31 1251150824863717930878 PSP 11 Jun 30, 2010 Application Note This application note describes how to use and benefit from DDR memory interleaving. Registration without Disclaimer /secured/assets/documents/en/application-note/AN3939.pdf English documents 717276 None 645036621402383989 2022-12-07 Y /webapp/Download?colCode=AN3939&lang_cd=ja DDR Interleaving for PowerQUICC and QorIQ Processors /secured/assets/documents/en/application-note/AN3939.pdf documents 645036621402383989 Application Note N en Extended Y pdf 1 Y N DDR Interleaving for PowerQUICC and QorIQ Processors 717.3 KB AN3939 N 1251150824863717930878 /docs/en/application-note/AN4026.pdf 2009-12-17 1260992898773711434436 PSP 12 Dec 17, 2009 Application Note A common use of the QUICC Engine block is to establish an HDLC communication path over a TDM interface, such as a T1 or E1 link. This application note describes the various sub-blocks used in the QUICC Engine communications engine for this application, discusses how the sub-blocks interoperate with each other, describes how to initialize them for the HDLC communication path, and provides a software demonstration of HDLC mode via a TDM interface using on-chip loopback. None /docs/en/application-note/AN4026.pdf English documents 718019 None 645036621402383989 2022-12-07 /docs/en/application-note/AN4026.pdf Communicating via HDLC over a TDM Interface with a QUICC Engine&#8482; UCC /docs/en/application-note/AN4026.pdf documents 645036621402383989 Application Note N en None pdf 0 N Communicating via HDLC over a TDM Interface with a QUICC Engine&#8482; UCC 718.0 KB AN4026 N 1260992898773711434436 /docs/en/application-note/AN3966.pdf 2016-10-31 1258066893562722616236 PSP 13 Nov 10, 2009 Application Note High-level data link control (HDLC) is widely used in the telecommunications and networking industries. NXP&#8217;s PowerQUICC&#8482; communications processors have extensive support for HDLC protocol through the communications processor module (CPM) and QUICC Engine&#8482; technologies.&#13;&#10;&#13;&#10;This application note explains how NXP&#8217;s existing&#13;&#10;PowerQUICC communications processors use the CPM and QUICC Engine technologies to support the HDLC protocol and provides HDLC e None /docs/en/application-note/AN3966.pdf English documents 496625 None 645036621402383989 2022-12-07 /docs/en/application-note/AN3966.pdf PowerQUICC™ HDLC Support and Example Code /docs/en/application-note/AN3966.pdf documents 645036621402383989 Application Note N en None pdf 0 N PowerQUICC™ HDLC Support and Example Code 496.6 KB AN3966 N 1258066893562722616236 /docs/en/application-note/AN3544.pdf 2016-10-31 1198270786976715604383 PSP 14 Dec 21, 2007 Application Note This application note provides an overview and specific strategies for cache coherency and potential performance impacts in the PowerQUICC<sup>&#174;</sup> II Pro and PowerQUICC III families. It focuses on data coherency and potential system issues, as well as some concerns associated with having multiple DMA devices. It also discusses the specific steps and interdependencies required to implement hardware enforced cache coherency. None /docs/en/application-note/AN3544.pdf English documents 547694 None 645036621402383989 2022-12-07 /docs/en/application-note/AN3544.pdf PowerQUICC™ Data Cache Coherency /docs/en/application-note/AN3544.pdf documents 645036621402383989 Application Note N en None pdf 0 N PowerQUICC™ Data Cache Coherency 547.7 KB AN3544 N 1198270786976715604383 /docs/en/application-note/AN3538.pdf 2007-12-10 1197315617339724591437 PSP 15 Dec 10, 2007 Application Note This application note explains how to configure the memory controller to use ECC and how to use some of its test capabilities to validate correct ECC operation for the PowerQUICC<sup>&#174;</sup> II Pro family. None /docs/en/application-note/AN3538.pdf English documents 460604 None 645036621402383989 2022-12-07 /docs/en/application-note/AN3538.pdf Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup> II /docs/en/application-note/AN3538.pdf documents 645036621402383989 Application Note N en None Y pdf 0 N Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup> II 460.6 KB AN3538 N 1197315617339724591437 /docs/en/application-note/AN2910.pdf 2016-10-31 1128961595061725581551 PSP 16 Mar 27, 2007 Application Note These design guidelines are applicable for products that leverage the DDR2 SDRAM IP core, and are based on a compilation of internal platforms designed by NXP Semiconductors, Inc. These guidelines are constructed in such a fashion as to minimize board-related issues across multiple memory topologies while allowing maximum flexibility for the board designer. None /docs/en/application-note/AN2910.pdf English documents 619650 None 645036621402383989 2022-12-07 /docs/en/application-note/AN2910.pdf Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces /docs/en/application-note/AN2910.pdf documents 645036621402383989 Application Note N en None pdf 2 N Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces 619.7 KB AN2910 N 1128961595061725581551 アプリケーション・ノート・ソフトウェア 2 /secured/assets/documents/en/application-note-software/AN3966SW.zip 2016-10-31 1258066894053701788655 PSP 17 Nov 10, 2009 Application Note Software Registration With Click-Thru Software Licensing Agreement /secured/assets/documents/en/application-note-software/AN3966SW.zip English documents 330857 1395958162559706127527 789425793691620447 2022-12-07 Y /webapp/Download?colCode=AN3966SW&appType=license&lang_cd=ja Software to accompany application note AN3966 /secured/assets/documents/en/application-note-software/AN3966SW.zip documents 789425793691620447 Application Note Software N en Extended zip 0 Y N Software to accompany application note AN3966 330.9 KB AN3966SW N 1258066894053701788655 /docs/en/application-note-software/AN3538SW.zip 2007-12-10 1197316910103728130595 PSP 18 Dec 10, 2007 Application Note Software None /docs/en/application-note-software/AN3538SW.zip English documents 193903 None 789425793691620447 2022-12-07 /docs/en/application-note-software/AN3538SW.zip Software Package for Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup>&#8482; II Pro /docs/en/application-note-software/AN3538SW.zip documents 789425793691620447 Application Note Software N en None D zip 0 N Software Package for Enabling and Checking DDR ECC on PowerQUICC<sup>&#174;</sup>&#8482; II Pro 193.9 KB AN3538SW N 1197316910103728130595 エラッタ 1 /docs/en/errata/MPC8315ECE.pdf 2009-02-18 1234987349321743268551 PSP 20 May 27, 2014 Errata This document details all known silicon errata for the MPC8315E, MPC8315, MPC8314E, and MPC8314. None /docs/en/errata/MPC8315ECE.pdf English documents 632323 None 155452329886410597 2022-12-07 N /docs/en/errata/MPC8315ECE.pdf MPC8315E Chip Errata - Chip Errata /docs/en/errata/MPC8315ECE.pdf documents 155452329886410597 Errata N en None Y pdf 4 N N MPC8315E Chip Errata - Chip Errata 632.3 KB MPC8315ECE N 1234987349321743268551 カタログ 1 /docs/en/brochure/MPC831x_Brochure.pdf 2008-04-16 1208376113735717128975 PSP 19 Apr 16, 2008 Brochure NXP, known for its&#13;&#10;design and integration capabilities, designed&#13;&#10;the versatile MPC8313E, MPC8315E and&#13;&#10;MPC8314E PowerQUICC<sup>&#174;</sup>&#174; processors to&#13;&#10;integrate hardware for Ethernet and serial&#13;&#10;communications, memory interfaces, USB&#13;&#10;ports, security and other popular inputs&#13;&#10;and outputs in a ubiquitous architecture&#13;&#10;engineered to serve several markets equally&#13;&#10;well. None /docs/en/brochure/MPC831x_Brochure.pdf English documents 828236 None 712453003803778552 2022-12-07 /docs/en/brochure/MPC831x_Brochure.pdf MPC831x /docs/en/brochure/MPC831x_Brochure.pdf documents 712453003803778552 Brochure N en None Y pdf 1 N MPC831x 828.2 KB MPC831X_BROCHURE N 1208376113735717128975 サポート情報 1 /docs/en/supporting-information/FSLNISTCAVP.pdf 2016-11-09 1368836090577704535160 PSP 22 Oct 28, 2016 Supporting Information FSLNISTCAVP: NXP<sup>&#174;</sup> Semiconductors has performed NIST CAVP testing of cryptographic accelerators (called Execution Units or EUs) found in multiple product families, including the PowerQUICC<sup>&#174;</sup> and QorIQ<sup>&#174;</sup> embedded communications processors, and the StarCore<sup>&#174;</sup> digital signal processors. None /docs/en/supporting-information/FSLNISTCAVP.pdf English documents 303546 None 371282830530968666 2022-12-07 N /docs/en/supporting-information/FSLNISTCAVP.pdf FSLNISTCAVP, NIST Crypto Algorithm Validation Program Certifications for NXP<sup>®</sup> Cryptographic Accelerators - White Paper /docs/en/supporting-information/FSLNISTCAVP.pdf documents 371282830530968666 Supporting Information N en None Y pdf 1.9 N N FSLNISTCAVP, NIST Crypto Algorithm Validation Program Certifications for NXP<sup>®</sup> Cryptographic Accelerators - White Paper 303.5 KB FSLNISTCAVP N 1368836090577704535160 データ・シート 1 /docs/en/data-sheet/MPC8314EEC.pdf 2009-05-10 1241819213829729350743 PSP 4 Nov 23, 2011 Data Sheet データ・シート This document provides an overview of the MPC8314E PowerQUICC<sup>&#174;</sup>&#8482; II Pro processor features, including a block diagram showing the major functional components. None /docs/en/data-sheet/MPC8314EEC.pdf English 660945 None Data Sheet 2022-12-07 N /docs/en/data-sheet/MPC8314EEC.pdf MPC8314E PowerQUICC<sup>&#174;</sup> II Pro Processor Hardware Specifications /docs/en/data-sheet/MPC8314EEC.pdf documents 980000996212993340 Data Sheet N Y en None Y t520 pdf 2 N N MPC8314E PowerQUICC<sup>&#174;</sup> II Pro Processor Hardware Specifications 660.9 KB MPC8314EEC N 1241819213829729350743 ファクト・シート 2 /docs/en/fact-sheet/PQIEEE1588FS.pdf 2016-10-31 1153163047046710587034 PSP 21 Feb 14, 2008 Fact Sheet QUICC Engine<sup>&#174;</sup>TM and Enhanced Triple Speed Ethernet Controller (eTSEC) are the first NXP communications interfaces to optimize IEEE 1588 Precision Time Protocol (PTP) in hardware. None /docs/en/fact-sheet/PQIEEE1588FS.pdf English documents 216278 None 736675474163315314 2022-12-07 N /docs/en/fact-sheet/PQIEEE1588FS.pdf PowerQUICC Integrates IEEE 1588 Time Synchronization /docs/en/fact-sheet/PQIEEE1588FS.pdf documents 736675474163315314 Fact Sheet N en None Y pdf 4 N N PowerQUICC Integrates IEEE 1588 Time Synchronization 216.3 KB PQIEEE1588FS N 1153163047046710587034 /docs/en/fact-sheet/MPC8314EFS.pdf 2007-09-11 1189477178438720957353 PSP 3 Apr 1, 2009 Fact Sheet ファクト・シート The MPC8314E communications processor, a member of the MPC8315E family, enables feature-rich consumer applications that make the digital home experience easier, richer and safer. The cost-effective MPC8314E processor meets the requirements of several small office/home office (SOHO) applications, including residential gateway, WLAN access point, printing, IP services and industrial control. It provides more CPU performance, additional functionality and faster interfaces while addressing important time to mar None /docs/en/fact-sheet/MPC8314EFS.pdf English 277002 None Fact Sheet 2022-12-07 /docs/en/fact-sheet/MPC8314EFS.pdf MPC8314E Fact Sheet /docs/en/fact-sheet/MPC8314EFS.pdf documents 736675474163315314 Fact Sheet N Y en None Y t523 pdf 1 N MPC8314E Fact Sheet 277.0 KB MPC8314EFS N 1189477178438720957353 ホワイト・ペーパ 1 /docs/en/white-paper/DDRSDRAMWP.pdf 2016-10-31 1208376896761708228520 PSP 23 Apr 16, 2008 White Paper The focus of this white paper is to provide the end user with high level design considerations and/or trade-offs associated with migrating from SDRAM to DDR SDRAM-based designs. None /docs/en/white-paper/DDRSDRAMWP.pdf English documents 735286 None 918633085541740938 2023-06-19 N /docs/en/white-paper/DDRSDRAMWP.pdf Comparison of DDRx and SDRAM /docs/en/white-paper/DDRSDRAMWP.pdf documents 918633085541740938 White Paper N en None Y pdf 0 N N Comparison of DDRx and SDRAM 735.3 KB DDRSDRAMWP N 1208376896761708228520 リファレンス・マニュアル 2 /docs/en/reference-manual/MPC8315ERMAD.pdf 2008-04-04 1207167761981697706467 PSP 5 Sep 20, 2010 Reference Manual This errata describes corrections to the MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor&#13;&#10;Family Reference Manual, Revision 2. None /docs/en/reference-manual/MPC8315ERMAD.pdf English documents 509070 None 500633505221135046 2022-12-07 /docs/en/reference-manual/MPC8315ERMAD.pdf Errata to MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor Family Reference Manual, Rev. 1 /docs/en/reference-manual/MPC8315ERMAD.pdf documents 500633505221135046 Reference Manual N en None Y pdf 2.1 N Errata to MPC8315E PowerQUICC<sup>&#174;</sup>&#8482; II Pro Integrated Host Processor Family Reference Manual, Rev. 1 509.1 KB MPC8315ERMAD N 1207167761981697706467 /docs/en/reference-manual/MPC8315ERM.pdf 2007-09-12 1189648881727718440864 PSP 2 Jun 29, 2010 Reference Manual リファレンス・マニュアル This reference manual defines the functionality of the MPC8315E. It is written from the perspective of the MPC8315E, which is the superset device, and unless otherwise noted, the information applies also to the MPC8315, MPC8314E, and MPC8314. Note that the MPC8315 and MPC8314 do not support a security engine. Also, the MPC8314E and MPC8314 do not support dual SATA controllers. None /docs/en/reference-manual/MPC8315ERM.pdf English 12834772 None Reference Manual 2022-12-07 /docs/en/reference-manual/MPC8315ERM.pdf MPC8315E Reference Manual /docs/en/reference-manual/MPC8315ERM.pdf documents 500633505221135046 Reference Manual N Y en None Y t877 pdf 2 N MPC8315E Reference Manual 12.8 MB MPC8315ERM N 1189648881727718440864 製品概要 1 /docs/en/product-brief/MPC8315EPB.pdf 2007-09-17 1190032659021723573365 PSP 1 Sep 14, 2007 Product Brief 製品概要 This document provides an overview of the MPC8315E PowerQUICC<sup>&#174;</sup> II Pro processor features, including a block diagram showing the major functional components. None /docs/en/product-brief/MPC8315EPB.pdf English 519772 None Product Brief 2022-12-07 /docs/en/product-brief/MPC8315EPB.pdf MPC8315E Product Brief /docs/en/product-brief/MPC8315EPB.pdf documents 899114358132306053 Product Brief N Y en None Y t532 pdf 0 N MPC8315E Product Brief 519.8 KB MPC8315EPB N 1190032659021723573365 true Y Products

ドキュメント

クイック・リファレンス ドキュメンテーションの種類.

フィルタ

1-10 / 23 ドキュメント

コンパクトリスト

アプリケーション・ノート (11)
全て表示

デザイン・ファイル

クイック・リファレンス 設計・ファイルの種類.
フィルタ

1 設計・ファイル

ハードウェア

クイック・リファレンス ボードタイプ.
フィルタ

2 ハードウェア提供

ソフトウェア

クイック・リファレンス ソフトウェア・タイプ.

フィルタ

2 ソフトウェア・ファイル

注: より快適にご利用いただくために、ソフトウェアのダウンロードはデスクトップで行うことを推奨します。

エンジニアリング・サービス

3 エンジニアリング・サービス

この製品をサポートするその他のパートナー製品を見つけるには、当社の Web サイトにアクセスしてください パートナーマーケットプレイス.

トレーニング

フィルタ

1-5/8 トレーニング

全て表示

この製品をサポートするその他のパートナー製品を見つけるには、当社の Web サイトにアクセスしてください パートナーマーケットプレイス.

サポート

お困りのことは何ですか？?

検索

最近閲覧した商品

There are no recently viewed products to display.

閲覧履歴を表示または編集する