ソフトウェア
クイック・リファレンス ソフトウェア・タイプ.
3 ソフトウェア・ファイル
-
開発IDEと構築ツール
CodeWarrior Development Studio v10 for Power Architecture® Technology (Eclipse) EVAL注目
注: より快適にご利用いただくために、ソフトウェアのダウンロードはデスクトップで行うことを推奨します。
QorIQ® P1024/15 Single- and Dual-Core Communications Processors
- このページでは、新規設計を推奨しない製品に関する情報を掲載しています。
P1024 and P1015 devices are "Not recommended for new designs", please use the replacement families Power Architecture (T1013, T1023), Arm Architecture (LS1012, LS1023).
The QorIQ® P1 family, which includes the P1015 and P1024 communications processors, offers extensive integration and extreme power for a wide variety of applications in the networking, telecom, defense and industrial markets. Based on 45 nm technology for low-power implementation, the P1015 and P1024 processors provide single- and dual-core solutions for the 400 MHz to 667 MHz performance range, along with advanced security and a rich set of interfaces.
The QorIQ P1015 and P1024 processors are pin-compatible with the QorIQ P1016, P1025 products, and software-compatible with the P1011/P1020 and P2010/P2020 offering a six-chip range of cost-effective solutions. Scaling from a single core at 400 MHz (P1015) to a dual core at 1.2 GHz per core (P2020), the two QorIQ platforms deliver an impressive 4.5x aggregate frequency range.
製品詳細
ブロック図
Features
Core Complex
- Dual (P1024) or single (P1015) high-performance Power Architecture® e500 cores, 32 KB L1 cache, up to 667 MHz
- 256 KB L2 cache with ECC, also configurable as SRAM and stashing memory
Networking Elements
- Three 10/100/1000 Mbps enhanced triple speed Ethernet controllers (eTSEC)
- Two SGMII interfaces
- Support for IEEE® 1588
Accelerators and Memory Control
- DDR3 32-bit memory controller with ECC support
- Integrated security engine
- Protocol support includes SNOW, ARC4, 3DES, AES, RSA/ECC, RNG, single-pass SSL/TLS, Kasumi
- XOR acceleration
Basic Peripherals and Interconnect
- Four lane SERDES up to 3.125 GHz multiplexed across controllers
- Two PCI Express® Gen1.0 interface controllers
- Two USB2.0 controllers
- Enhanced Local Bus Controller (eLBC)
- TDM
- eSDHC
- Dual I²C, DUART, PIC, DMA, GPIO
Additional Features
- NXP® Product Longevity Program
- 561-pin 23x23 mm TePBGA package
購入/パラメータ
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|