LPC18S30FET100 | Arm Cortex-M3|32-bit MCU

製品詳細

Features

Processor core
- Arm Cortex-M3 processor, running at frequencies of up to 180 MHz.
- Arm Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.
- Arm Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
- Non-maskable Interrupt (NMI) input.
- JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.
- Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.
- System tick timer.
On-chip memory
- 200 kB SRAM for code and data use.
- Multiple SRAM blocks with separate bus access.
- 64 kB ROM containing boot code and on-chip software drivers.
- 64 bit One-Time Programmable (OTP) memory for general-purpose use.
- Two banks (256 bit total) One-Time Programmable (OTP) memory for AES key storage One bank can store an encrypted key for decoding the boot image.
AES engine for encryption and decryption of the boot image and data with DMA support and programmable via a ROM-based API.
Clock generation unit
- Crystal oscillator with an operating range of 1 MHz to 25 MHz.
- 12 MHz internal RC oscillator trimmed to 1.5 % accuracy over temperature and voltage.
- Ultra-low power RTC crystal oscillator.
- Three PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. The second PLL is dedicated to the High-speed USB, the third PLL can be used as audio PLL.
- Clock output.
Configurable digital peripherals:
- State Configurable Timer (SCTimer/PWM) subsystem on AHB.
- Global Input Multiplexer Array (GIMA) allows to cross-connect multiple inputs and outputs to event driven peripherals like timers, SCTimer/PWM, and ADC0/1.
Serial interfaces
- Quad SPI Flash Interface (SPIFI) with 1-, 2-, or 4-bit data at rates of up to 52 MB per second.
- 10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2).
- One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip high-speed PHY (USB0).
- One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to an external high-speed PHY (USB1).
- USB interface electrical test software included in ROM USB stack.
- Four 550 UARTs with DMA support: one UART with full modem interface; one UART with IrDA interface; three USARTs support UART synchronous mode and a smart card interface conforming to ISO7816 specification.
- Up to two C_CAN 2.0B controllers with one channel each. Use of C_CAN controller excludes operation of all other peripherals connected to the same bus bridge.
- Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.
- One Fast-mode Plus I2C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I2C-bus specification. Supports data rates of up to 1 Mbit/s.
- One standard I²C-bus interface with monitor mode and standard I/O pins.
- Two I²S interfaces with DMA support, each with one input and one output.
Digital peripherals
- External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, and SDRAM devices.
- Secure Digital Input Output (SD/MMC) card interface.
- Eight-channel General-Purpose DMA controller can access all memories on the AHB and all DMA-capable AHB followers
- Up to 49 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors.
- GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.
- Up to eight GPIO pins can be selected from all GPIO pins as edge and level sensitive interrupt sources.
- Two GPIO group interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
- Four general-purpose timer/counters with capture and match capabilities.
- Repetitive Interrupt timer (RI timer).
- Windowed watchdog timer.
- Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.
- Alarm timer; can be battery powered.
Analog peripherals
- One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.
- Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s. Up to eight input channels per ADC.
Unique ID for each device.
Power
- Single 3.3 V (2.2 V to 3.6 V) power supply with on-chip internal voltage regulator for the core supply and the RTC power domain.
- RTC power domain can be powered separately by a 3 V battery supply.
- Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
- Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.
- Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.
- Brownout detect with four separate thresholds for interrupt and forced reset.
- Power-On Reset (POR).
Available as TFBGA100 package.

Target Applications

Communication hubs
Automotive aftermarket
Power management
Consumer health devices
Embedded audio applications
Industrial control
Industrial automation
White goods

購入/パラメータ

‌ ‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌

ドキュメント

クイック・リファレンスドキュメンテーションの種類.

1-5 の 13 ドキュメント

データ・シート
32-bit ARM Cortex-M3 flashless MCU with security features; up to 200 kB SRAM; Ethernet, two HS USB, LCD, EMC, AES

PDF改訂 1.3Feb 5, 20207.1 MBLPC18S50_30_10
アプリケーション・ノート
USBD Library for LPC4300/LPC1800 series MCUs

ZIP改訂 1.0Jul 9, 20188.6 MBTN00041
アプリケーション・ノート
Connecting TFT LCD with LCD controller of LPC MCU

ZIP改訂 1Aug 22, 20173.2 MBAN12027
アプリケーション・ノート
LPC1800 (with Flashless) Low Power Modes and Wake-up Times

ZIP改訂 1.0Aug 15, 20161.6 MBAN11853
アプリケーション・ノート
LPC18S/43S00, LPC18/4300 Random Number Generator

ZIP改訂 1.0Aug 8, 2016101.4 MBAN11643
アプリケーション・ノート
LPC18xx Secondary USB Host bootloader

ZIP改訂 1.0Mar 6, 20153.7 MBAN11651
アプリケーション・ノート
LPC18Sxx/43Sxx Secure Boot from QSPI Device

ZIP改訂 1.1Feb 26, 20151.0 MBAN11648
アプリケーション・ノート
LPC18Sxx/43Sxx Hardware Versus Software AES Benchmark

ZIP改訂 1.0Feb 23, 20159.9 MBAN11649
ユーザ・ガイド
LPC18xx Arm^® Cortex^®-M3 microcontroller

PDF改訂 3.1Sep 13, 201911.9 MBUM10430

アカウントが必要です
エラッタ
Errata sheet LPC18S50, LPC18S30, LPC18S10

PDF改訂 1.8Feb 5, 20201.3 MBES_LPC18SX0
ファクト・シート
LPC18Sxx Series of MCUs - Fact Sheet

PDF改訂 1.0Jul 28, 2016195.0 KBLPC18SXXLF
パッケージ情報
plastic thin fine-pitch ball grid array package; 100 balls; body 9 x 9 x 0.7 mm

PDF改訂 1.0Feb 8, 2016424.0 KBSOT926-1
レポートまたはプレゼンテーション
Driving LPC1700/LPC1800/LPC4300 with EPSON Crystals

PDF改訂 1.1Nov 27, 2015213.7 KBR_10076

全て表示

設計・リソース

デザイン・ファイル

クイック・リファレンス設計・ファイルの種類.

2 設計・ファイル

完全な内訳を受け取ります。 製品の設置面積などについては、 eCad ファイル.

シミュレーションとモデル
BSDL for LPC18xx and LPC43xx

ZIP改訂 2Feb 27, 2018 11:57:00269.0 KBBSDL_LPC18XX_43XX

アカウントが必要です
ダウンロードToggle Dropdown
- キューに追加
- キューから削除
- ファイルサイズが大きい場合にお勧めします。
- キューを表示
シンボルおよびフットプリント
LPC43xx/LPC18xx Eagle symbols

ZIP改訂 0Jun 3, 2016 00:00:0014.9 KBLPC43XX-EAGLE-SYM

アカウントが必要です
ダウンロードToggle Dropdown
- キューに追加
- キューから削除
- ファイルサイズが大きい場合にお勧めします。
- キューを表示